Scribd Logo
Upload

Welcome to Scribd!

  • codigoJHOEVHDL PDF

    Uploaded by

    Jhoel René Mamani Huanca
    34 views1 page
    This document contains code for generating a clock signal in VHDL and defines the structure of an entity with generics and ports. The code defines a process to generate a 10ns clock signal toggling between '1' and '0'. It then defines the entity name with generics of different types and ports with directions and types. The architecture assigns the entity and contains comments.

    Original Description:

    Original Title

    codigoJHOEVHDL.pdf

    Copyright

    © © All Rights Reserved

    Available Formats

    PDF, TXT or read online from Scribd

    Did you find this document useful?

    Is this content inappropriate?

    Report this Document
    This document contains code for generating a clock signal in VHDL and defines the structure of an entity with generics and ports. The code defines a process to generate a 10ns clock signal toggling between '1' and '0'. It then defines the entity name with generics of different types and ports with directions and types. The architecture assigns the entity and contains comments.

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd
    Flag for inappropriate content
    34 views1 page

    codigoJHOEVHDL PDF

    Uploaded by

    Jhoel René Mamani Huanca
    This document contains code for generating a clock signal in VHDL and defines the structure of an entity with generics and ports. The code defines a process to generate a 10ns clock signal toggling between '1' and '0'. It then defines the entity name with generics of different types and ports with directions and types. The architecture assigns the entity and contains comments.

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd
    Flag for inappropriate content
    of 1

    Hola GRUPO QUE FALTA DECIRME

    Hola mundo o o

    Algoritmo en VHDL:
    LIBRARY ieee;
    USE ieee.std
    _
    logic_1164.ALL;

    process
    begin
    CLK <= '1'; wait for 10 NS;
    CLK <= '0'; wait for 10 NS;
    end process;

    ENTITY entity_name IS
    GENERIC(
    generic_1_name : generic_1_type;
    generic_2_name : generic_2_type;
    generic_n_name : generic_n_type
    );
    PORT(
    port_1_name : port_1_dir port_1_type;
    port_2_name : port_2_dir port_2_type;
    port_n_name : port_n_dir port_n_type
    );
    END entity_name;

    ARCHITECTURE architecture
    _
    name OF entity_name IS
    BEGIN
    -- Este es un comentario.
    -- Este es un comentario también.
    END architecture
    _
    name;

    You might also like