Recruit researchers Join for free Login

Question Answers 4 Similar questions Related publications

Question Asked 13th May, 2018

Vanitha Kamala Kannan
National Informatics Centre
I have designed a OTA circuit which input should be
given from the analog library of cadence software?
I have designed a OTA circuit for that which inputs
should be selected from the analog library of cadence
software?

Cadence Library Analog Circuits Designer

Share

t recent answer

Fernando Leonel Aguirre 17th May, 2018

National University of
Technology

As some other users said, it depends on your

application but also km what you want to simulate.
Should you need to asses the OTA‘s frequency
response, you have to considere a ac voltage source. To
do so add a voltage source from the analog library and
assign it a ac magnitud aparte from a bias voltage. In
the case you need to evaluate the time domain
response, you have to add the same voltage source but
define it as a time dependent voltage source (sine,
pulse,etc) and also specify a dc bias for the same item.
Hope this to be helpful

Cite 1 Recommendation

Answers (4)

Samuel Pagliarini 14th May, 2018

Tallinn University of
Technology

I am not sure I understood your question, but it seems

you are asking how to generate differential inputs to
simulate your amplifier. You can do that in
Spectre/SPICE. Two sinusoidal power sources with a
h hift ld t Vi d Vi Th
phase shift could generate Vin+ and Vin-. There are
other ways too.

Cite
Simone Orcioni
Università Politecnica delle 15th May, 2018
Marche

Like Samuel said, there are different way to make it. I

don't have access to cadence now, so the schematic
come from LTSpice.

I suggest you to use a Voltage generator for the

common mode voltage, a voltage generator for a half of
differential voltage and a voltage controlled voltage
generator for the other half (be careful with the sign of
the controlling voltage).

Remember also to put on V1 only an half of the desired

amplitude of the differential voltage (for AC you can put
0.5 V in V1, so, as usual, from the output voltage you
get directly the transfer function).

best

S.

Screen Shot 2018-05-15 at 11.51.54.png · 137.86 KB

Cite 1 Recommendation

Can you help by adding an

answer?
Answer

Add your answer

Add your answer

lar questions and discussions

How to calculate delay of a circuit in cadence?

Question 4 answers
Asked 26th Feb, 2016
Sara Abraham
I want to calculate the delay in SRAM circuit ?

View
How do I design an amplifier using gm/id
methodology?
Question 8 answers
Asked 26th Oct, 2015
Saumil Vora
I want to design an Op-Amp using CMOS technology.
For that I have been designing a differential amplifier as
an input stage. I am stuck at transistor sizing. Recently I
came across gm/id methodology for transistor sizing. I
would like to know how this method can be used to
decide the aspect ratio of transistor. Please share some
material, if possible.

View
How do you create a new part in PSpice using
specific Macro-model code?
Question 6 answers
Asked 5th Mar, 2015
Manolis Magdalis
How can we create a new part in PSpice? I have
macromodel code for a specific part in PSpice. How can
I use it to create the part?

View
How can I decide the W/L ratio of MOSFET?
Question 17 answers
Asked 24th Apr, 2015
Saumil Vora
In analog IC design we choose length of MOSFET as
per technology file, but what for width? Means how I can
decide the width of MOSFET for particular application?

View
Please tell me, Why the cutoff frequency is taken for
3dB and not other values like 1 or 2 db?
Question 57 answers
Asked 7th Feb, 2012
Cyril Robinson Azariah John Chelliah
Please tell me, Why the cutoff frequency is taken for
3dB and not other values like 1 or 2 db?

View
How to find the charge-voltage characteritic of a
capacitor in circuit simulator?
Question 4 answers
Asked 28th May, 2018
Raghuram TR
Dear all,

Please help me to obtain the charge-voltage chara of a

capacitor in circuit simulator (Like LTSpice / QUCS). The
simulator gives the voltage across and current through
the capacitor. With these, how can I obtain the Q-V
chara ?

Thanks in advance.

Regards,

Raghu

View
Why an NMOS transistor is more vulnerable than
PMOS transistor to radiation?
Question 5 answers
Asked 28th Jul, 2017
T S Nidhin
especially the threshold voltage shift due to radiation

View
Which software tool is best to design a circuit
diagram for journal papers?
Question 17 answers
Asked 10th Jan, 2017
Jagabar S. Mohamed Ali
Most of the reviewer comments are poor picture quality?
how to improve this and please suggest the software
tool.

View
How can I perform periodic noise simulation of
symmetric input and output amplifier in CADENCE
Virtuoso?
Question 2 answers
Asked 24th Aug, 2016
Michał Wołodźko
 I am trying to obtain total input and output noise in Volts
from 0.1 mHz to 10 kHz of the symmetric amplifier (see
attached image). What simulation should I use and what
settings should I use?

View

ated Publications

bioautomation journal paper

Article Full-text available
Jan 2014
Elitsa Gieva
Two hydrogen bonding networks with water molecules
and branching residues extracted from β-lactamase
protein are investigated and their proton transfer
characteristics are studied by creating analogous
electrical circuits consisting of block-elements. The
block-elements and their proton transfer are described
by polynomials that are coded in Matlab...

View
Towards real application: A development in
Cadence design environment for evolutionary
analog integrated circuit design
Conference Paper
Oct 2013
Mei Xue · Jingsong He
In this paper, we combine evolutionary algorithm with
Cadence design environment to do research on analog
integrated circuit automated design. This combined
approach can make full use of the advantage of
Cadence design environment on circuit simulation and
evolutionary algorithm on automated design. With the
strong analytical and computational capa...

View
A Methodology to Measure the Verification Gap in
Analog and Mixed-Signal Designs
Article
Jan 2007
Jonathan B. David
ABSTRACT Ahigh,fraction of design ,bugs identified in
Mixed-Signal SOC's are attributed to the Analog and
Mixed signal sections. Traditional approaches to
verifying these circuits depend on circuit simulation and
waveform review, with the hope that enough corner
cases can be run prior to tapeout to catch all the
problems. This paper introduces a ne...
View