You are on page 1of 11

IXDD414PI / 414YI / 414CI / 414SI

14 Amp Low-Side Ultrafast MOSFET Driver

Features General Description


• Built using the advantages and compatibility The IXDD414 is a high speed high current gate driver
of CMOS and IXYS HDMOSTM processes. specifically designed to drive the largest MOSFETs and
• Latch-Up Protected IGBTs to their minimum switching time and maximum
• High Peak Output Current: 14A Peak practical frequency limits. The IXDD414 can source and
• Wide Operating Range: 4.5V to 35V sink 14A of peak current while producing voltage rise
• -55 oC to 125 oC Extended Operating Temperature and fall times of less than 30ns. The input of the driver
Standard is compatible with TTL or CMOS and is fully immune to
• Ability to Disable Output under Faults latch up over the entire operating range. Designed with
• High Capacitive Load small internal delays, cross conduction/current shoot-
Drive Capability: 15nF in <30ns through is virtually eliminated in the IXDD414. Its
• Matched Rise And Fall Times features and wide safety margin in operating voltage
• Low Propagation Delay Time and power make the IXDD414 unmatched in
• Low Output Impedance performance and value.
• Low Supply Current
The IXDD414 incorporates a unique ability to disable the
Applications output under fault conditions. When a logical low is
• Driving MOSFETs and IGBTs forced into the Enable input, both final output stage
• Limiting di/dt under Short Circuit MOSFETs (NMOS and PMOS) are turned off. As a
• Motor Controls result, the output of the IXDD414 enters a tristate mode
• Line Drivers and achieves a Soft Turn-Off of the MOSFET/IGBT
• Pulse Generators when a short circuit is detected. This helps prevent
• Local Power ON/OFF Switch damage that could occur to the MOSFET/IGBT if it were
• Switch Mode Power Supplies (SMPS) to be switched off abruptly due to a dv/dt over-voltage
• DC to DC Converters transient.
• Pulse Transformer Driver
• Class D Switching Amplifiers The IXDD414 is available in the standard 8-pin P-DIP (PI),
14-pin SOIC (SI), 5-pin TO-220 (CI) and in the TO-263 (YI)
surface-mount package.

Figure 1 - Functional Diagram

200 k

Copyright © IXYS CORPORATION 2004 Patent Pending DS99061E(8/10)


First Release
IXDD414PI/414YI/414CI/414SI
Absolute Maximum Ratings (Note 1) Operating Ratings
Parameter Value Parameter Value
Supply Voltage 40 V Maximum Junction Temperature 150 oC
All Other Pins (unless -0.3 V to VCC + 0.3 V Operating Temperature Range -55 oC to 125 oC
specified otherwise) Thermal Resistance (Junction-to- Case)
Power Dissipation, TAMBIENT = 25 oC TO-220, TO-263 (YI) 10 K/W
8 Pin PDIP (PI) 833 mW 14-Pin SOIC (SI) 10 K/W
14-Pin SOIC (SI) 1000 mW Thermal Resistance (Junction to Ambient)
TO-220 (CI), TO-263 (YI) 12.5 W
Storage Temperature -55 oC to 150 oC 8-Pin PDIP (PI) 150 K/W
Lead Temperature (10 s) 300 oC 14-Pin SOIC 120 K/W
TO-220 (CI), TO-263 (YI) 62.5 K/W

Electrical Characteristics
Unless otherwise noted, TA = 25 oC, 4.5V ≤ VCC ≤ 35V .
All voltage measurements with respect to GND. IXDD414 configured as described in Test Conditions.
Symbol Parameter Test Conditions Min Typ Max Units
VIH, VENH High input & EN voltage 4.5V ≤ VCC ≤ 18V 3.5 V
VIL, VENL Low input & EN voltage 4.5V ≤ VCC ≤ 18V 0.8 V
VIN Input voltage range -5 VCC + 0.3 V
VEN Enable voltage range - 0.3 Vcc + 0.3 V
IIN Input current 0V ≤ VIN ≤ VCC -10 10 µA

VOH High output voltage VCC - 0.025 V


VOL Low output voltage 0.025 V
ROH Output resistance IOUT = 10mA, VCC = 18V 600 1000 mΩ
@ Output high
ROL Output resistance IOUT = 10mA, VCC = 18V 600 1000 mΩ
@ Output Low
IPEAK Peak output current VCC is 18V 14 A

IDC Continuous output 8 Pin Dip (PI) (Limited by pkg power dissipation) 3 A
current TO220 (CI), TO263 (YI) 4 A
tR Rise time CL=15nF Vcc=18V 23 25 29 ns
tF Fall time CL=15nF Vcc=18V 21 22 26 ns
tONDLY On-time propagation CL=15nF Vcc=18V 29 30 33 ns
delay
tOFFDLY Off-time propagation CL=15nF Vcc=18V 29 31 34 ns
delay
tENOH Enable to output high Vcc=18V 40 ns
delay time
tDOLD Disable to output low Vcc=18V 30 ns
disable delay time
VCC Power supply voltage 4.5 18 35 V
ICC Power supply current VIN = 3.5V 1 3 mA
VIN = 0V 0 10 µA
VIN = + VCC 10 µA
REN Enable Pull-up Resistor 200 kΩ

Specifications Subject To Change Without Notice

2
IXDD414PI/414YI/414CI/414SI
Pin Configurations

GND GND
I
I
X 1 VCC VCC 8

IXDD414C I
IXDD414YI
D
X 1 Vcc
D
D 2 IN D OUT 7 2 OUT
4 4 3 GND
1 3 EN 1 OUT 6
4 4 4 IN
S 4 GND P GND 5 5 EN
I
I
8-Pin DIP (PI) TO-220 (CI)
GND GND TO-263 (YI)
14-Pin SOIC (SI)

Pin Description
SYMBOL FUNCTION DESCRIPTION
Positive power-supply voltage input. This pin provides power to the
VCC Supply Voltage
entire chip. The range for this voltage
3 is from 4.5V to 25V.
IN Input Input signal-TTL or CMOS compatible.
The system enable pin. This pin, when driven low, disables the chip,
EN Enable
forcing high impedance state to the output.
Driver Output. For application purposes, this pin is connected,
OUT Output
through a resistor, to Gate of a MOSFET/IGBT.
The system ground pin. Internally connected to all circuitry, this pin
provides ground reference for the entire chip. This pin should be
GND Ground
connected to a low noise analog ground plane for optimum
performance.

Note 1: Operating the device beyond parameters with listed “absolute maximum ratings” may cause permanent
damage to the device. Typical values indicate conditions for which the device is intended to be functional, but do not
guarantee specific performance limits. The guaranteed specifications apply only for the test conditions listed.
Exposure to absolute maximum rated conditions for extended periods may affect device reliability.
CAUTION: These devices are sensitive to electrostatic discharge; follow proper ESD procedures
when handling and assembling this component.

Figure 2 - Characteristics Test Diagram

VIN

3
IXDD414PI/414YI/414CI/414SI
Typical Performance Characteristics

Fig. 3 Rise Time vs. Supply Voltage Fig. 4 Fall Time vs. Supply Voltage
40 40

30 30
Rise Time (ns)

Fall Time (ns)


CL=15,000 pF

CL=15,000 pF
20 20
7,500 pF
7,500 pF

10 3,600 pF 10 3,600 pF

0 0
8 10 12 14 16 18 8 10 12 14 16 18
Supply Voltage (V) Supply Voltage (V)
Fig. 5 Rise And Fall Times vs. Case Temperature
CL = 15 nF, Vcc = 18V Fig. 6 Rise Time vs. Load Capacitance
40 50

35
8V
40
30 10V
tR 12V
Rise Time (ns)

25
Time (ns)

30 18V
tF
20 14V 16V

15 20

10
10
5

0 0
-40 -20 0 20 40 60 80 100 120 0k 5k 10k 15k 20k
Load Capacitance (pF)
Temperature (°C)
Fig. 8 Max / Min Input vs. Case Temperature
Fig. 7 Fall Time vs. Load Capacitance VCC=18V CL=15nF
40 3.2

3.0
8V
14V 12V
10V 2.8 MinimumInput High
Max / Min Input (V)

30

2.6
Fall Time (ns)

16V18V
2.4
20
2.2

MaximumInput Low
2.0
10
1.8

1.6
-60 -40 -20 0 20 40 60 80 100
0
0k 5k 10k 15k 20k o
Temperature ( C)
Load Capacitance (pF)

4
IXDD414PI/414YI/414CI/414SI

Fig. 9 Supply Current vs. Load Capacitance Fig. 10 Supply Current vs. Frequency
Vcc=18V Vcc=18V
1000
1000

CL= 30 nF
Supply Current (mA)

Supply Current (mA)


15 nF
100
100 2 MHz

1 MHz
5000 pF
500 kHz 10
2000 pF

10

100 kHz 1

50 kHz

1 0.1
1k 10k 100k 10 100 1000 10000
Load Capacitance (pF) Frequency (kHz)
Fig. 11 Supply Current vs. Load Capacitance Fig. 12 Supply Current vs. Frequency
Vcc=12V Vcc=12V
1000 1000

CL = 30 nF
Supply Current (mA)

Supply Current (mA)

100
15 nF
100

2 MHz
1 MHz 10 5000 pF
2000 pF
500 kHz
10

1
100 kHz

50 kHz
1 0.1
1k 10k 100k 10 100 1000 10000

Load Capacitance (pF) Frequency (kHz)

Fig. 13 Supply Current vs. Load Capacitance Fig. 14 Supply Current vs. Frequency
Vcc=8V Vcc=8V
1000 1000
Supply Current (mA)

CL= 30 nF
Supply Current (mA)

100

100 15 nF

2 MHz 10
5000 pF
1 MHz

10 500 kHz 2000 pF

100 kHz

1 50 kHz
0.1
1k 10k 100k 10 100 1000 10000
Load Capacitance (pF) Frequency (kHz)

5
IXDD414PI/414YI/414CI/414SI

Fig. 15 Propagation Delay vs. Supply Voltage Fig. 16 Propagation Delay vs. Input Voltage
CL=15nF VIN=5V@1kHz CL=15nF VCC=15V
50 50

tOFFDLY
40 40

Propagation Delay (ns)


Propagation Delay (ns)

tONDLY tONDLY
30 30

tOFFDLY
20 20

10 10

0 0
8 10 12 14 16 18 2 4 6 8 10 12
Supply Voltage (V) Input Voltage (V)

Fig. 17 Propagation Delay vs. Case Temperature Fig. 18 Quiescent Supply Current vs. Case Temperature
CL = 2500pF, VCC = 18V VCC=18V VIN=5V@1kHz
50 0.60

45 Quiescent Supply Current (mA)


0.58
40
tONDLY

35
tOFFDLY 0.56
Time (ns)

30

0.54
25

20
0.52

15

10 0.50
-40 -20 0 20 40 60 80
-40 -20 0 20 40 60 80 100 120

Temperature (°C) Temperature (oC)

Fig. 19 P Channel Output Current vs. Case Temperature Fig. 20 N Channel Output Current vs. Case Temperature
VCC=18V CL=.1uF VCC=18V CL=.1uF
16 17
P Channel Output Current (A)

N Channel Output Current (A)

15

16

14

15

13

12 14
-40 -20 0 20 40 60 80 100 -40 -20 0 20 40 60 80 100

Temperature (oC)
Temperature (oC)

6
IXDD414PI/414YI/414CI/414SI

Fig. 22
High State Output Resistance
Fig. 21 Enable Threshold vs. Supply Voltage vs. Supply Voltage
14 1.0

High State Output Resistance (Ohm)


12
0.8
Enable Threshold (V)

10

0.6
8

6
0.4

4
0.2
2

0 0.0
8 10 12 14 16 18 20 22 24 26 8 10 15 20 25
Supply Voltage (V)
Supply Voltage (V)

Fig. 23 Low-State Output Resistance VCC vs. P Channel Output Current


Fig. 24
vs. Supply Voltage CL=.1uF VIN=0-5V@1kHz
1.0 0
Low-State Output Resistance (Ohms)

-2

P Channel Output Current (A)


-4
0.8
-6

-8
0.6 -10

-12

-14
0.4
-16

-18
0.2 -20

-22

-24
0.0
8 10 15 20 25 8 10 15 20 25
Supply Voltage (V)
Vcc

Fig. 25 Vcc vs. N Channel Output Current Figure 26 - Typical Application Short Circuit di/dt Limit
CL=.1uF VIN=0-5V@1kHz
24

22
N Channel Output Current (A)

20

18

16

14

12

10

0
8 10 15 20 25
Vcc

7
IXDD414PI/414YI/414CI/414SI
APPLICATIONS INFORMATION
Short Circuit di/dt Limit
A short circuit in a high-power MOSFET module such as the ground. (Those glitches might cause false triggering of the
VM0580-02F, (580A, 200V), as shown in Figure 26, can cause comparator).
the current through the module to flow in excess of 1500A for
10µs or more prior to self-destruction due to thermal runaway. The comparator's output should be connected to a SRFF(Set
For this reason, some protection circuitry is needed to turn off Reset Flip Flop). The flip-flop controls both the Enable signal,
the MOSFET module. However, if the module is switched off and the low power MOSFET gate. Please note that CMOS 4000-
too fast, there is a danger of voltage transients occuring on the series devices operate with a VCC range from 3 to 15 VDC, (with
drain due to Ldi/dt, (where L represents total inductance in 18 VDC being the maximum allowable limit).
series with drain). If these voltage transients exceed the
MOSFET's voltage rating, this can cause an avalanche break- A low power MOSFET, such as the 2N7000, in series with a
down. resistor, will enable the VMO580-02F gate voltage to drop
gradually. The resistor should be chosen so that the RC time
The IXDD414 has the unique capability to softly switch off the constant will be 100us, where "C" is the Miller capacitance of
high-power MOSFET module, significantly reducing these the VMO580-02F.
Ldi/dt transients.
For resuming normal operation, a Reset signal is needed at
Thus, the IXDD414 helps to prevent device destruction from the SRFF's input to enable the IXDD414 again. This Reset can
both dangers; over-current, and avalanche breakdown due to be generated by connecting a One Shot circuit between the
di/dt induced over-voltage transients. IXDD414 Input signal and the SRFF restart input. The One Shot
will create a pulse on the rise of the IXDD414 input, and this
The IXDD414 is designed to not only provide ±14A under pulse will reset the SRFF outputs to normal operation.
normal conditions, but also to allow it's output to go into a high
impedance state. This permits the IXDD414 output to control When a short circuit occurs, the voltage drop across the low-
a separate weak pull-down circuit during detected overcurrent value, current-sensing resistor, (Rs=0.005 Ohm), connected
shutdown conditions to limit and separately control dVGS/dt gate between the MOSFET Source and ground, increases. This
turnoff. This circuit is shown in Figure 27. triggers the comparator at a preset level. The SRFF drives a low
input into the Enable pin disabling the IXDD408 output. The
Referring to Figure 27, the protection circuitry should include SRFF also turns on the low power MOSFET, (2N7000).
a comparator, whose positive input is connected to the source
of the VM0580-02. A low pass filter should be added to the input In this way, the high-power MOSFET module is softly turned off
of the comparator to eliminate any glitches in voltage caused by the IXDD414, preventing its destruction.
by the inductance of the wire connecting the source resistor to

Figure 27 - Application Test Diagram Ld


+
-
VB
10uH

Rd
IXDD414 0.1ohm

VCC
VCCA Rg
High_Power
OUT VMO580-02F
IN Rsh 1ohm
EN 1600ohm
+ +
VCC VIN GND
- -
GND

Rs
Low_Power
2N7002/PLP

R+ Ls
10kohm 20nH

One Shot Circuit


Rcomp 0
5kohm Comp
+
NAND NOT2 LM339 V+
NOT1 CD4011A CD4049A C+
CD4049A Ccomp V- 100pF
-
Ros 1pF
+
1Mohm R
-
REF
Cos Q
1pF

NOT3 NOR1 S
CD4049A CD4001A

EN

NOR2
CD4001A

SR Flip-Flop

8
IXDD414PI/414YI/414CI/414SI
Supply Bypassing and Grounding Practices, TTL to High Voltage CMOS Level Translation
Output Lead inductance
When designing a circuit to drive a high speed MOSFET The enable (EN) input to the IXDD414 is a high voltage
utilizing the IXDD414, it is very important to keep certain design CMOS logic level input where the EN input threshold is ½ VCC,
criteria in mind, in order to optimize performance of the driver. and may not be compatible with 5V CMOS or TTL input levels.
Particular attention needs to be paid to Supply Bypassing, The IXDD414 EN input was intentionally designed for
Grounding, and minimizing the Output Lead Inductance. enhanced noise immunity with the high voltage CMOS logic
levels. In a typical gate driver application, VCC =15V and the
Say, for example, we are using the IXDD414 to charge a EN input threshold at 7.5V, a 5V CMOS logical high input
5000pF capacitive load from 0 to 25 volts in 25ns. applied to this typical IXDD414 application’s EN input will be
misinterpreted as a logical low, and may cause undesirable
Using the formula: I= ∆V C / ∆t, where ∆V=25V C=5000pF & or unexpected results. The note below is for optional
∆t=25ns we can determine that to charge 5000pF to 25 volts adaptation of TTL or 5V CMOS levels.
in 25ns will take a constant current of 5A. (In reality, the charging
current won’t be constant, and will peak somewhere around The circuit in Figure 28 alleviates this potential logic level
8A). misinterpretation by translating a TTL or 5V CMOS logic input
to high voltage CMOS logic levels needed by the IXDD414 EN
SUPPLY BYPASSING input. From the figure, VCC is the gate driver power supply,
In order for our design to turn the load on properly, the IXDD414 typically set between 8V to 20V, and VDD is the logic power
must be able to draw this 5A of current from the power supply supply, typically between 3.3V to 5.5V. Resistors R1 and R2
in the 25ns. This means that there must be very low impedance form a voltage divider network so that the Q1 base is
between the driver and the power supply. The most common positioned at the midpoint of the expected TTL logic transition
method of achieving this low impedance is to bypass the levels.
power supply at the driver with a capacitance value that is a
magnitude larger than the load capacitance. Usually, this A TTL or 5V CMOS logic low, VTTLLOW=~<0.8V, input applied to
would be achieved by placing two different types of bypassing the Q1 emitter will drive it on. This causes the level translator
capacitors, with complementary impedance curves, very close output, the Q1 collector output to settle to VCESATQ1 +
to the driver itself. (These capacitors should be carefully VTTLLOW=<~2V, which is sufficiently low to be correctly
selected, low inductance, low resistance, high-pulse current- interpreted as a high voltage CMOS logic low (<1/3VCC=5V for
service capacitors). Lead lengths may radiate at high frequency VCC =15V given in the IXDD414 data sheet.)
due to inductance, so care should be taken to keep the lengths
of the leads between these bypass capacitors and the IXDD414 A TTL high, VTTLHIGH=>~2.4V, or a 5V CMOS high,
to an absolute minimum. V5VCMOSHIGH=~>3.5V, applied to the EN input of the circuit in
Figure 28 will cause Q1 to be biased off. This results in Q1
GROUNDING collector being pulled up by R3 to VCC=15V, and provides a
In order for the design to turn the load off properly, the IXDD414 high voltage CMOS logic high output. The high voltage CMOS
must be able to drain this 5A of current into an adequate logical EN output applied to the IXDD414 EN input will enable
grounding system. There are three paths for returning current it, allowing the gate driver to fully function as an 8 Amp output
that need to be considered: Path #1 is between the IXDD414 driver.
and it’s load. Path #2 is between the IXDD414 and it’s power
supply. Path #3 is between the IXDD414 and whatever logic The total component cost of the circuit in Figure 28 is less
is driving it. All three of these paths should be as low in than $0.10 if purchased in quantities >1K pieces. It is
resistance and inductance as possible, and thus as short as recommended that the physical placement of the level
practical. In addition, every effort should be made to keep these translator circuit be placed close to the source of the TTL or
three ground paths distinctly separate. Otherwise, (for CMOS logic circuits to maximize noise rejection.
instance), the returning ground current from the load may
develop a voltage that would have a detrimental effect on the Figure 28 - TTL to High Voltage CMOS Level Translator
logic line driving the IXDD414.
CC
OUTPUT LEAD INDUCTANCE (From Gate Driver
Power Supply) 10K R3
Of equal importance to Supply Bypassing and Grounding are
issues related to the Output Lead Inductance. Every effort
should be made to keep the leads between the driver and it’s VDD High Voltage
load as short and wide as possible. If the driver must be placed (From Logic 3.3K R1 CMOS EN
farther than 2” from the load, then the output leads should be Power Supply) Output
treated as transmission lines. In this case, a twisted-pair Q1 (To IXDD414
should be considered, and the return line of each twisted pair 2N3904 EN Input)
should be placed as close as possible to the ground pin of the 3.3K R2
driver, and connect directly to the ground terminal of the load.

or TTLInput)

9
IXDD414PI/414YI/414CI/414SI

TO-263 (YI) Outline 8-Pin DIP (PI) Outline

14-Pin SOIC (SI) Outline

TO-220 (CI) Outline

NOTE: Mounting or solder tabs on all


packages are connected to ground

Ordering Information
Part Number Package Type Temp. Range
IXDD414PI 8-Pin PDIP -55°C to +125°C
IXDD414YI 5-Pin TO-263 -55°C to +125°C
IXDD414CI 5-Pin TO-220 -55°C to +125°C
IXDD414SI 14-Pin SOIC -55°C to +125°C

IXYS Corporation
3540 Bassett St; Santa Clara, CA 95054 IXYS Semiconductor GmbH
Tel: 408-982-0700; Fax: 408-496-0670 Edisonstrasse15 ; D-68623; Lampertheim
e-mail: sales@ixys.net Tel: +49-6206-503-0; Fax: +49-6206-503627
e-mail: marcom@ixys.de

10
Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

IXYS:
IXDD414CI IXDD414PI IXDD414SI IXDD414YI

You might also like