Professional Documents
Culture Documents
Technoogical University of The Philippines-Taguig Campus DIGITAL ELECTRONICS: Logic Circuits & Switching Theory Laboratory
Technoogical University of The Philippines-Taguig Campus DIGITAL ELECTRONICS: Logic Circuits & Switching Theory Laboratory
Laboratory No. 2
LOGIC CIRCUIT IN MULTISIM
1 3
BOOLEAN LAWS
2
TRUTH TABLE
1 2
3
CIRCUIT USING GATES
S1 10
74LS04N U4A
14 U3A
Key = A
0
74LS08N 16 U2A LED1
11
S2 U4B 15
74LS32N R1
12 1 2
100Ω
Key = B 74LS32N
74LS08N
4 U4C
S3 17
74LS08N
Key = C
VCC
5.0V
R1 R2 R3
1kΩ 1kΩ 1kΩ
U2
S1
1A VCC
1B 4B
1Y 4A
2A 4Y
2B 3B
Key = Space 2Y 3A
GND 3Y
U3
S2 74LS08N
1A VCC
1Y 6A
CIRCUIT USING IC
2A 6Y
2Y 5A U1
3A 5Y
Key = Space 3Y 4A
GND 4Y
1A VCC
1B 4B
1Y 4A
S3 74LS04N 2A 4Y
2B 3B
2Y 3A
GND 3Y
74LS32N
Key = Space
LED1
R4
100Ω
Using the Logic Converter
XLC1
VCC
AB
5.0V
A B C O
VCC
R2 R3 R4
1kΩ 1kΩ 1kΩ
U1A
A’
S1 10
74LS04N U4A AB + BC + A’C A
14 AB
Key = A U3A B
0
74LS08N 16 U2A LED1
11
S2 U4B 15
74LS32N R1 B
12 1 2 BC
100Ω C
Key = B 74LS32N
74LS08N
U4C A’
A’C
S3 17 C
4
74LS08N
Key = C
Using the Voltage Probe
Closed Switch = 0
Open Switch = 1
Logic 0 – 0V to 0.8V
Using the Voltage Probe
Closed Switch = 0
Open Switch = 1
Logic 1 – 2V to 5V
Simplified Circuit
A B C
7
6
5 A’
A’C 8
C
A’C +AB
A
AB
9
B
KARNAUGH MAP
SOP : OUT = AB + A’C
POS : OUT’ = (A’C’)’+ (AB’)’
SOP A’ A = (A + C) + (A’ + B)
= AA’ + AB + A’C + BC
= AB + A’C + BC
= AB + A’C + BC (1)
C’ 0 0 1 0 = AB + A’C + BC (A + A’)
= AB + A’C + ABC + A’BC
= AB + ABC + A’C (1) + A’BC
= AB (1 + C) +A’C (1 + B)
C 1 1 1 0 = AB + A’C
OUT = AB + A’C
POS B’ B B’
ACTUAL CIRCUIT
REFERENCES
1. https://components101.com/articles/ttl-vs-cmos-ics-and-how-to-choose-
between-them#:~:text=There%20is%20a%20substantial
%20difference,compared%20to%20the%20TTL%20logic.
2. https://www.allaboutcircuits.com/textbook/digital/chpt-3/logic-signal-voltage-
levels/
3. http://studytronics.weebly.com/boolean-algebra.html
4. https://www.allaboutcircuits.com/textbook/digital/chpt-3/cmos-gate-circuitry/
5. https://learn.sparkfun.com/tutorials/logic-levels/ttl-logic-levels