Scribd Logo
Upload

Welcome to Scribd!

  • ALU

    Uploaded by

    Ricardo Lunar
    9 views1 page
    The document describes a flip-flop circuit with 7 inputs and 5 outputs. The circuit contains NAND gates, inverters, and feedback loops to store a logic state. It will output the current state Q and the next state Q(t+1) based on the 7 input signals and internal feedback.

    Original Description:

    Copyright

    © © All Rights Reserved

    Available Formats

    DOCX, PDF, TXT or read online from Scribd

    Did you find this document useful?

    Is this content inappropriate?

    Report this Document
    The document describes a flip-flop circuit with 7 inputs and 5 outputs. The circuit contains NAND gates, inverters, and feedback loops to store a logic state. It will output the current state Q and the next state Q(t+1) based on the 7 input signals and internal feedback.

    Copyright:

    © All Rights Reserved
    Download as DOCX, PDF, TXT or read online from Scribd
    Flag for inappropriate content
    9 views1 page

    ALU

    Uploaded by

    Ricardo Lunar
    The document describes a flip-flop circuit with 7 inputs and 5 outputs. The circuit contains NAND gates, inverters, and feedback loops to store a logic state. It will output the current state Q and the next state Q(t+1) based on the 7 input signals and internal feedback.

    Copyright:

    © All Rights Reserved
    Download as DOCX, PDF, TXT or read online from Scribd
    Flag for inappropriate content
    of 1

    FLIP-FLOP D PUERTO A

    DISP1_
    DISP2_
    DISP3_
    DISP4_
    DISP5_
    DISP6_
    DISP7_
    U45
    U48 Q (t+1)
    D (F) F=Q
    1 b_D g_D
    d_D ENTRADAS RESULTADO R11
    NAND R12
    U94
    A

    C_1
    NAND

    F_1
    F=Q R13
    330
    F
    a_D
    A 1 A R14
    330
    R15
    330
    U47 R16
    330
    U46 U49 Q' (t+1) OR
    R17
    330
    330
    330
    F=Q'
    NAND C F
    NAND NAND LED-YELLOW LED-YELLOW
    F=Q' U95
    B 1 B
    c_D
    OR
    U50 R1 R2
    U53 330 220
    C=Q
    U96
    D (C) NAND B C=Q
    f_D
    FLAGS
    NAND
    C
    AND
    U52
    U51 U54 ZERO
    Q' (t+1) C=Q'
    ZERO
    R7
    220
    C=Q' e_D
    CONTROL OPERACIONES FLIP-FLOP D
    NAND
    NAND NAND
    PARITY
    R8
    D1 PARITY
    R3 220

    15
    14
    13
    12

    10
    11

    9
    7
    F=Q_
    220
    1

    LED-YELLOW
    CARRY
    R9
    CARRY
    Q U6U7U8U9U10
    U11
    U12
    U13
    220
    NOT
    NOT
    NOT
    NOT
    NOT
    NOT
    NOT
    NOT D2 SIGNAL
    R4 R10
    F=Q'_ SIGNAL
    220 220

    15
    14
    13
    12

    10
    11
    LED-YELLOW

    9
    7
    U1

    Y0
    Y1
    Y2
    Y3
    Y4
    Y5
    Y6
    Y7
    74LS138

    E1
    E2
    E3
    C
    A
    B
    D3
    R5

    1
    2
    3

    6
    4
    5
    C=Q_
    220
    LED-YELLOW
    +1

    1
    D4
    C=Q'_
    R6
    CONTROLADOR ALU

    con1
    con2
    con3
    220
    LED-YELLOW
    U97
    U105
    U99
    NOT
    NOT
    NOT

    15
    14
    13
    12

    10
    11

    9
    7
    U98

    Y0
    Y1
    Y2
    Y3
    Y4
    Y5
    Y6
    Y7
    74LS138

    E1
    E2
    E3
    C
    A
    B
    1
    2
    3

    6
    4
    5
    0

    0
    ALU
    U16 U2
    A
    U4
    2 A
    B
    NOT 15
    OR
    AND
    U22 U5
    U21 2
    A
    3 14
    B NOT
    AND
    AND
    U3 F
    U100
    3
    F_1
    U23 U24
    13 con1
    AND AND
    A
    4
    U15
    U72
    B
    AND
    NOT
    4
    U14 SALIDA C
    U101 U64
    A U73
    U69
    U25 12
    F
    C_1
    F=Q op1
    B
    U71
    NOT
    con1 NOT
    AND AND
    B 5 NOT op6
    AND
    OR_8 U70
    NOT U17 OR
    5
    U65
    U26 11
    A
    op2
    AND
    A B
    AND
    6
    OR
    B U18
    XOR
    6 U102 U66
    10 a_D U67
    A U75 U74
    DISP1_ op3
    AND
    U27 con3 B A
    A
    U103
    AND OR
    B
    op8
    NOT NOT
    B
    7.1 U19 b_D
    DISP2_
    AND
    9.1 con3
    OR
    9
    U104
    AND U68
    U28 AND
    c_D
    DISP3_
    A
    op4
    A U29 con3 B
    8 U106
    AND AND
    B U20 d_D
    OR
    NOT 9.1 DISP4_
    con3
    7 U107
    AND
    AND U86
    U41
    e_D U77
    U39 DISP5_
    U42
    con3 U56
    A U108
    AND op1 15
    15
    AND
    B NOT U44 f_D
    AND
    AND U31 DISP6_ 15
    NOT con3
    AND U87
    U43 9.1 U109
    AND U78
    OR
    15 g_D
    DISP7_
    U57 14
    AND
    con3 op2 14
    AND
    AND AND AND
    U32 14
    AND U88
    U79
    14 U110 U58
    U40 AND F=Q op3 13
    13
    AND
    F=Q_
    AND U85
    9.2 U33 con2 U111 13 U76
    AND AND U90
    OR
    F=Q'
    F=Q'_
    U55 U81
    13 con2 U60 CARRY
    AND U112
    AND
    PARITY 12
    U30 C=Q
    op4
    ZERO
    12
    AND
    ACARREO
    AND
    U35 C=Q_ 12
    OR_8
    con2
    AND OR_8 U89
    C
    U113
    AND U80 B
    OR_8
    12 C=Q'
    C=Q'_
    U59 B
    11
    AND
    con2 B 11
    AND
    OR_8 AND AND
    U34 11 U91
    AND U82
    11
    U61 10
    op6 10
    AND AND
    AND
    U36 10
    AND
    U92
    U83 op2
    AND U62 op4
    9
    9
    AND
    AND
    U37 9
    AND
    9.2 U93
    9
    U84
    AND U63 7
    op8 7
    AND
    AND
    U38 7
    AND
    7
    AND
    +1
    +1
    +1

    You might also like