Professional Documents
Culture Documents
Background With the addition of the KxLCN processors, there can be confusion with the
implementation of the precision clock. Prior to the introduction of the
KxLCN processor, an external precision clock was used when required.
The KxLCN processors have a built-in precision clock, so no additional
hardware is required for a KxLCN processor to function as one of the LCN
clock masters using a precision clock when its PS is pinned external.
Why Precision There are two main reasons for using the precision clock.
Clock? 1. When clock synchronization proves to be unreliable from the power line.
This could be because the frequency is not stable or there is noise on the
power line.
2. With UCN Sequence-Of-Events (SOE) introduced with R400, the
precision clock is required. AC power line frequency does not insure
adequate short-term clock stability for high resolution SOE, see PD 16
C01 (A).
Required The two different conditions affecting what hardware is required for
Hardware precision clock operation are as follows:
1. If the system contains only KxLCN processors no other hardware is
required.
2. If the system contains non-KxLCN or a mix of processors, it will require
either of the following:
a) A system using PC/SR Precision Clock Source Repeater boards
51304286-100 will only need the addition of a jumper cable from
"JC" socket on the PC/SR board to the node chassis À. The
jumper cable for the precision clock on the PC/SR board is
51304290-100.
À This will need to be done at both the master and slave clock nodes. For 5 and
10 slot chassis, the cable connects to J7 socket on the chassis.
Power Supply There is a jumper inside the node power supply that selects the source of
Jumper Settings the clock synchronization pulses. There are two choices, INTernal or
EXTernal. The INTernal position takes pulses from the AC power operating
the power supply and sends it to the processor board. The EXTernal
position connects to the J7 socket on the node chassis. Here the system is
looking for an external synchronization source.
If the jumper is in the external position and no synchronization source is
supplied (no connection to J7), the clock circuit on the processor board will
fail over to its own crystal. With KxLCN boards this is how the precision
crystal controlled clock is invoked. Non-KxLCN processors have an internal
crystal to keep the clock running if no external synchronization is present
but it is not a precision crystal.
See the following figures for the jumper configurations in each type of LCN
node power supply used. See PD 15 A07 (A) for 5/10 slot chassis PS part
numbers.
Original 5/10 This is the original power supply used in the 5 and 10 slot chassis. It can
Slot PS identified by the row of 6 indicator LEDs on the left side of the PS.
Left Edge
Back Edge
Enhanced 5/10 This power supply was used in the 5 and 10 slot chassis. It can identified
Slot PS by the pair of indicator LEDs on the left side of the PS and the part number
51195066-100 or -200. May also be referred to as the ACME PS.
PFC (EC) 5/10 This is the current power supply used in the 5 and 10 slot chassis. It is
Slot PS the Power Factor Corrected (PFC) supply that is also European
Compliant (EC) to meet the requirements for sale in the European
market. It can be identified by the pair of LEDs on the left side of the
PS and the FAN CONTROL TEMP SENSE switch to the left of the
MARGIN TEST switch. It also will have the part number 51196653-100
(5 slot) or 51196654-100 (10 slot).
Back edge
of power
supply
Original Dual The dual node PS is the side by side power supply. The original part
Node PS number 51401497-100 is used in the Dual Node chassis.
Back Edge
PFC (EC) Dual This is the current power supply used in the dual node chassis. It is the
Node PS Power Factor Corrected (PFC) supply that is also European Compliant (EC)
to meet the requirements for sale in the European market. It can be
identified by the part number 51196655-100. See jumper location below.
Back Edge
Jumper is located
near the back right
corner of the
daughter board.
Clock Accuracy The clock subsystem is intended to keep all nodes synchronized to the same
time. By using power line synchronization, the LCN system will stay
synchronized with "Wall Clock" time. This refers to the fact that power utilities
correct for any drift in frequency over long time so there will be no long term drift
in any clock system that depends on the power line frequency. An LCN system
should have no time drift using clean reliable power line synchronization.
Precision clocks are used when the power line frequency is not stable (possibly
from a UPS), is noisy, or the use of UCN SOE requires more precise short term
clock references. The precision clock could have a long term drift of up to ± 2.7
seconds per day.
If the clock subsystem fails over to the crystal on the processor board (non-
KxLCN processors), the drift could be as much as ± 8.6 seconds per day. On
processors built before 1987, this drift could be as much as ± 43 seconds per
day.