Scribd Logo
Upload

Welcome to Scribd!

  • CP283

    Uploaded by

    zero cloud
    19 views1 page
    This document provides process and geometry details for Central Semiconductor Corp's CP283 NPN silicon power transistor chip. Key details include a die size of 68 x 68 mils, die thickness of 9.5 mils, top side metalization of Al at 45,000Å, back side metalization of Ti/Ni/Ag at 3000Å/10,000Å/10,000Å, and the principal device type being the MJE13003 transistor. The gross die per 5 inch wafer is 3,675. Central Semiconductor Corp is located at 145 Adams Avenue, Hauppauge, NY.

    Original Description:

    Copyright

    © © All Rights Reserved

    Available Formats

    PDF, TXT or read online from Scribd

    Did you find this document useful?

    Is this content inappropriate?

    Report this Document
    This document provides process and geometry details for Central Semiconductor Corp's CP283 NPN silicon power transistor chip. Key details include a die size of 68 x 68 mils, die thickness of 9.5 mils, top side metalization of Al at 45,000Å, back side metalization of Ti/Ni/Ag at 3000Å/10,000Å/10,000Å, and the principal device type being the MJE13003 transistor. The gross die per 5 inch wafer is 3,675. Central Semiconductor Corp is located at 145 Adams Avenue, Hauppauge, NY.

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd
    Flag for inappropriate content
    19 views1 page

    CP283

    Uploaded by

    zero cloud
    This document provides process and geometry details for Central Semiconductor Corp's CP283 NPN silicon power transistor chip. Key details include a die size of 68 x 68 mils, die thickness of 9.5 mils, top side metalization of Al at 45,000Å, back side metalization of Ti/Ni/Ag at 3000Å/10,000Å/10,000Å, and the principal device type being the MJE13003 transistor. The gross die per 5 inch wafer is 3,675. Central Semiconductor Corp is located at 145 Adams Avenue, Hauppauge, NY.

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd
    Flag for inappropriate content
    of 1

    TM

    PROCESS CP283
    Power Transistor Central
    Semiconductor Corp.
    NPN - Silicon Power Transistor Chip

    PROCESS DETAILS
    Die Size 68 x 68 MILS
    Die Thickness 9.5 MILS
    Base Bonding Pad Area 18 x 11 MILS
    Emitter Bonding Pad Area 18 x 12 MILS
    Top Side Metalization Al - 45,000Å
    Back Side Metalization Ti/Ni/Ag - (3000Å, 10,000Å, 10,000Å)

    GEOMETRY
    GROSS DIE PER 5 INCH WAFER
    3,675

    PRINCIPAL DEVICE TYPES


    MJE13003

    145 Adams Avenue


    Hauppauge, NY 11788 USA
    Tel: (631) 435-1110
    Fax: (631) 435-1824
    www.centralsemi.com R0 (20-January 2006)

    You might also like