Professional Documents
Culture Documents
INTEGRAL UNIVERSITY
INTEGRAL UNIVERSITY
DASAULI KURSHI ROAD, LUCKNOW-226026
INTEGRAL UNIVERSITY LUCKNOW, DE LAB (EC-214) MANUAL
EXPERIMENT LIST
1 .Realize OR, NOR, XOR, XNOR gates using NAND gate and verify its truth
table.
2. Design and study of 1-bit Magnitude Comparator.
3. Design of Shift Registers.
4. (a) Design and test a CODE CONVERTER from decimal number to binary
number. Use diode and LED’s.
(b) Measure voltage drop across the diodes, LED’s and resistor R. Find the
current flowing through LED.
5.(a)Assemble the half Adder circuit using X-OR and AND gates. Verify the truth
table for Half Adder.
(b)Using two Half Adder and an OR gate, assemble Full Adder circuit, verify
truth table.
(c)Express sum and carry with all the minterms in minimization possible ?
6. Display of decimal digits using 7-segments LED display and a suitable decoder.
(a)Use a BCD to 7 segment decoder 0-9 digits.
(b)Study the 7 segment LED display. Is it common anode or common cathode
type? What is a suitable value or R for bright display of digit?
(c)Design a BCD to 7 segment decoder using NAND gates. Use K-Maps and
don’t care terms to implement the design with minimum number of gates.
7. STUDY OF FLIP-FLOPS (F/F)
(a)Design and test J-K Master-Slave F/F IC 74LS76. Make special observation of
edge triggering present and clear.
(c)Make and test D-F/F and T-F/F and verify its truth table.
8. STUDY OF COUNTER
(a)Design MOD-10 Counter using Master – Slave F/F (7476) and logic gates
(7400 & 7408). Verify truth table.
INTEGRAL UNIVERSITY LUCKNOW, DE LAB (EC-214) MANUAL
9. Study and verify 4-bit adder / subtractor circuit using IC7483 and IC7486.
10. STUDY THE X-OR GATE IC-MODULE (7486)
(a)Verify the truth table and record voltage levels.
(b) Design a 3-input X-OR gate using 2-input X-OR gate. Obtain its truth table.
F1= A BC
(c) Design a 3-input X-NOR gate using 7486 &7402. Obtain its truth table.
F2= AʘBʘC
(d) Find expressions of F1 and F2 as Sum of product (SOP) and compare F1 and
F2.
INTEGRAL UNIVERSITY LUCKNOW, DE LAB (EC-214) MANUAL
EXPERIMENT NO.1
MAKE OR, NOR, Ex-OR, Ex-NOR GATES USING NAND GATE
OBJECT: Realize OR, NOR, Ex-OR, Ex-NOR gates using NAND gate and verify
its truth table.
APPARATUS REQUIRED:
CIRCUIT DIAGRAM:
OR GATE-
INTEGRAL UNIVERSITY LUCKNOW, DE LAB (EC-214) MANUAL
THEORY:
Circuit that takes the logical decision and the process are called logic gates.
Each gate has one or more input and only one output.
OR, AND and NOT are basic gates. NAND, NOR and X-OR are known as
Universal gates. Basic gates form these gates.
OR GATE:
Function. The output is high when any one of the inputs is high. The output is low
level when both the inputs are low.
NOR GATE:
The NOR gate is a contraction of OR-NOT. The output is high when both
Inputs are low. The output is low when one or both inputs are high.
X-OR GATE:
The output is high when any one of the inputs is high. The output is low
When both the inputs are low and both the inputs are high.
X-NOR GATE:
NAND GATE:
The NAND gate is a contraction of AND-NOT. The output is high when
both inputs are low and any one of the input is low .The output is low level when
both inputs are high.
Procedure:
1. Connect the logic gates as shown in the diagrams.
2. Feed the logic signals 0 or 1 from the logic input switches in different
combinations at the
Inputs A & B.
INTEGRAL UNIVERSITY LUCKNOW, DE LAB (EC-214) MANUAL
OBSERVATION TABLE:
Truth Table For OR Gate-
A B Y
0 0 0
0 1 1
Truth Table For Ex.NOR Gate-
1 0 1
1 1 1 A B Y
0 0 1
0 1 0
Truth Table for Ex. OR Gate
1 0 0
A B Y 1 1 1
0 0 0
0 1 1
1 0 1
1 1 0
INTEGRAL UNIVERSITY LUCKNOW, DE LAB (EC-214) MANUAL
RESULT:
Different logic gates are constructed using NAND gates and their truth tables are
verified .
CONCLUSION:
Any Boolean expression can be realized using OR, NOR, EX-OR, NAND,
EXOR gates.
PRECAUTIONS:
EXPERIMENT NO.2
INTEGRAL UNIVERSITY LUCKNOW, DE LAB (EC-214) MANUAL
APPARATUS REQUIRED:
CIRCUIT DIAGRAM:
INTEGRAL UNIVERSITY LUCKNOW, DE LAB (EC-214) MANUAL
THEORY:
Another common and very useful combinational logic circuit is that of the Digital
Comparator circuit. Digital or Binary Comparators are made up from
standard AND, NOR and NOT gates that compare the digital signals present at
their input terminals and produce an output depending upon the condition of those
inputs.
You may notice two distinct features about the comparator from the above truth
table. Firstly, the circuit does not distinguish between either two “0” or two “1”‘s
as an output A = B is produced when they are both equal, either A = B = “0” or A
= B = “1”. Secondly, the output condition for A = B resembles that of a commonly
INTEGRAL UNIVERSITY LUCKNOW, DE LAB (EC-214) MANUAL
PROCEDURE:
1. Connections are given as per circuit diagram.
2. Logical inputs are given as per circuit diagram.
3. Observe the output and verify the truth table.
OBSERVATION TABLE:
INTEGRAL UNIVERSITY LUCKNOW, DE LAB (EC-214) MANUAL
TRUTH TABLE:
EXPERIMENT NO.3
SHIFT REGISTERS
APPARATUS REQUIRED:
CIRCUIT DIAGRAM:
THEORY:
Shift registers are a type of sequential logic circuit, mainly for storage of digital
data. They are a group of flip-flops connected in a chain so that the output from
one flip-flop becomes the input of the next flip-flop. Most of the registers possess
no characteristic internal sequence of states. All flip-flop is driven by a common
clock, and all are set or reset simultaneously. In these few lectures, the basic types
of shift registers are studied, such as Serial In - Serial Out, Serial In - Parallel Out,
Parallel In – Serial Out, Parallel In - Parallel Out, and bidirectional shift registers.
A special form of counter - the shift register counter, is also introduced
PROCEDURE:
3. Switch on Vcc.
OBSERVATION TABLE :
INTEGRAL UNIVERSITY LUCKNOW, DE LAB (EC-214) MANUAL
CONCLUSION: Shift Register using J-K Flip –Flop for truth table is verified.
PRECAUTION:
INTEGRAL UNIVERSITY LUCKNOW, DE LAB (EC-214) MANUAL
EXPERIMENT NO.4
CODE CONVERTER
OBJECT:
• Design and test a CODE CONVERTER from decimal number to binary
number. Use diode and LED’S.
• Measure voltages drop across the diodes, LED’s and resistor R. Find the
current flowing through LED’s.
APPARATUS REQUIRED:
CIRCUIT DIAGRAM:
INTEGRAL UNIVERSITY LUCKNOW, DE LAB (EC-214) MANUAL
THEORY:
Code Converters: A code converter is a circuit that makes two digital systems
using different codes for the same information. It means that a code converter is a
code translator from one code to the other. The code converter is used since to
systems using two different codes but they need to use the same information. So
the code converter is the solution
A code converter is a circuit that makes the two systems compatible even though
each uses a different binary code. To convert from binary code to Excess-3 code,
the input lines must supply the bit combination of elements as specified by code
and the output lines generate the corresponding bit combination of code. Each one
of the four maps represents one of the four outputs of the circuit as a function of
the four input variables..
PROCEDURE:
3. Connect the supply voltage and ground lines to the chips. PIN7 = Ground and
PIN14 = +5V.
6. Connect the inputs of the gate to the input switches of the LED
8. Once all connections have been done, turn on the power switch of the
breadboard
OBSERVATION TABLE:
Truth Table (1) -
Voltage Output
Y3 Y2 Y1 Y0
Across
Diode (V) 0.62 0.61 0.62 0.62
LED(V) 1.63 1.64 1.64 1.64
Resistor(v) 1.24 1.25 1.24 1.24
current 1.63 1.64 1.64 1.64
through
LED
(max)
LED = ……..
Resistor = …….
Current flowing through LED =…….mA
EXPERIMENT NO. 5
ADDER
• Assemble the Half Adder circuit using X-OR and AND gates. Verify the
truth table for Half Adder.
• Using two Half Adder and OR gate, assemble Full Adder circuit, Verify
truth table.
• Express sum and carry with all the minterms. Is minimization possible?
APPARATUS REQUIRED:
2. IC’s 7408,7432,7486 03
3. Bread Board - 01
CIRCUIT DIAGRAM:
INTEGRAL UNIVERSITY LUCKNOW, DE LAB (EC-214) MANUAL
THEORY:
Half Adder: A half adder is a logical circuit that performs an addition operation
on two binary digits. The half adder produces a sum and a carry value which are
both binary digits.
Full Adder: Full adder is a logical circuit that performs an addition operation on
three binary digits. The full adder produces a sum and carry value, which are both
binary digits. It can be combined with other full adders or work on its own.
PROCEDURE:
• Connect the supply voltage and ground lines to the chips. PIN7 = Ground
and PIN14 = +5V.
• Connect the inputs of the gate to the input switches of the LED.
• Once all connections have been done, turn on the power switch of the
Bread board
INTEGRAL UNIVERSITY LUCKNOW, DE LAB (EC-214) MANUAL
• Operate the switches and fill in the truth table (Write "1" if LED is ON
and"0" if LED is OFF apply the various combinations of inputs according to
the truth table and observe the condition of Output LEDs.
OBSERVATION TABLE:
TRUTH TABLE:
HALF ADDER
A B S C
0 0 0 0
0 1 1 0
1 0 1 0
1 1 0 1
FULL ADDER
INPUT OUTPUT
A B Ci S Co
0 0 0 0 0
0 0 1 1 0
0 1 0 1 0
0 1 1 0 1
1 0 0 1 0
1 0 1 0 1
INTEGRAL UNIVERSITY LUCKNOW, DE LAB (EC-214) MANUAL
RESULT:
Function of Half Adder & Full Adder using two adder and OR gate is verified
CONCLUSION:
• To add two bits we require one EXOR gate(IC 7486) to generate Sum and one
AND (IC 7408) to generate carry.
PRECAUTIONS:
EXPERIMENT NO. 6
OBJECT: Display of decimal digits using 7 segments LED display and a suitable
decoder.
(b) Study the 7 segment LED display. Is it common anode or common cathode
type? What is a suitable value of R for bright display of digit?
(c) Design a BCD to 7-segment decoder using NAND gates. Use K-maps
and don't care terms to implement the design with minimum number of
gates.
APPARATUS REQUIRED:
CIRCUIT DIAGRAM:
INTEGRAL UNIVERSITY LUCKNOW, DE LAB (EC-214) MANUAL
THEORY:
INTEGRAL UNIVERSITY LUCKNOW, DE LAB (EC-214) MANUAL
LED is the best known of all optoelectronic devices, which emits a fairly narrow
bandwidth of visible or invisible light when its interval diode junction is stimulated
by a forward electronic current/voltage. The operation of LED is based on the
phenomenon of electro luminance under the influence of an electric field. As the
recombination of charge carriers take place in a forward PN junction as the
electrons cross from N region and recombine with holes emitting in P region. Free
electrons are in the conduction band of energy levels, while holes are in volume
energy band. Therefore, the electrons are at high energy level than the holes. For
the electrons to
Recombine with holes they must give some of their energy. These electrons get
energy in the form of heat and light.
LED emits no light when reverse biased. Digital watches, pocket calculators and
other digital instruments are example of devices that use such displays. The best
known display of this type is known as the seven segment display. It comprises
seven independently accessible photoelectric segments arranged in figure. The
segments are conventionally noted from a to g in manner as shown in the figure.
INTEGRAL UNIVERSITY LUCKNOW, DE LAB (EC-214) MANUAL
Truth Table:-
INPUTS OUTPUTS
Decimal A B C D a b c d e f g
0 0 0 0 0 1 1 1 1 1 1 0
1 0 0 0 1 0 1 1 0 0 0 0
2 0 0 1 0 1 1 0 1 1 0 1
3 0 0 1 1 1 1 1 1 0 0 1
4 0 1 0 0 0 1 1 0 0 1 1
5 0 1 0 1 1 0 1 1 0 1 1
6 0 1 1 0 0 0 1 1 1 1 1
7 0 1 1 1 1 1 1 0 0 0 0
8 1 0 0 0 1 1 1 1 1 1 1
9 1 0 0 1 1 1 1 0 0 1 1
D C B A
0 0 0 0 0
0 0 0 1 1
0 0 1 0 2
0 0 1 1 3
0 1 0 0 4
0 1 0 1 5
0 1 1 0 6
0 1 1 1 7
1 0 0 0 8
1 0 0 1 9
Result: - Display of decimal digits using 7-segments is done and design and
minimization through K-Map is completed.
And the value of R for bright display of the digit is ……… ohm.
EXPERIMENT NO.7
FLIP- FLOP
INTEGRAL UNIVERSITY LUCKNOW, DE LAB (EC-214) MANUAL
D-Flip-Flop
THEORY:
Flip Flop: In electronics, a flip-flop is a circuit that has two stable states and can
be used to store state information. The circuit can be made to change state by
signals applied to one or more control inputs and will have one or two outputs.
Flip-flops and latches are used as data storage elements. There are four types of
flip flops. These are SR, D, JK and T. On this experiment we will explore the
operation of JK flip flop.
JK flip flop: JK flip flop is considered as the universal flip flop. When configured
in various ways, it is capable of operating like most other types of flip flop.A JK
flip-flop is a refinement of the SR flip-flop in that the indeterminate state of the SR
type is defined in the JK type. Inputs J and K behave like inputs S and R to set and
clear the flip-flop. When logic 1 inputs are applied to both J and K simultaneously,
the flip-flop switches to its complement state, i.e., if Q=1, it switches to Q=0 and
vice versa. In that way it is like a toggle. A clocked JK flip-flop is shown below.
Output Q is AND with K and CLK inputs so that the flip-flop is cleared during a
clock pulse only if Q was previously 1. Similarly, output Q’ is AND with J and
CLK inputs so that the flip-flop is set with a clock pulse only if Q’ was previously
1.
PROCEDURE:
Input Output
Jn Kn Qn+1
0 0 Qn
0 1 0
1 0 1
1 1 Toggle
Input Output
CLK T Qn+1
0 0 Qn
1 1 Qn
INTEGRAL UNIVERSITY LUCKNOW, DE LAB (EC-214) MANUAL
Input Output
CLK T Qn+1
0 0 0
1 1 1
RESULT: The truth table of D-Flip-Flop, T-Flip-Flop and J-K Flip- Flop are
verified
Discussion Questions:
1. What is D flip flop?
2. What is the function of D flip flop?
3. What is JK flip flop?
4. What is the disadvantage of JK flip flop?
5. What is SR flip Flop?
6. What is the difference between a Latch and a FLIP-FLOP?
PRECATIONS:
EXPERIMENT NO.8
COUNTER
OBJECT: Design MOD-10 counter using Master –Slave Flip Flop verify its
truth table.
APPARATUS REQUIRED:
CIRCUIT DIAGRAM:
THEORY:
A Mod-10 counter has 10 possible states, in other words it counts from 0 to 9 and
rolls over. Let's take a look at how to build a Mod-10 counter
The first step is to determine how many flip-flops to use. We will use JK FFs for
our design. Since we need 10 states, 4 FFs will be required. The trick is to find a
way not to use all of those states. There must be a way to force the counter to stop
counting at 9 and roll over to 0. This is where asynchronous inputs come into play.
The asynchronous inputs can over-ride the synchronous inputs and force the
outputs to either LOW or HIGH.
Looking at the truth table, the counter should run from 0000 to 1001 and roll over
to 0000 again. Since the counter has to display 1001, the next binary value 1010
INTEGRAL UNIVERSITY LUCKNOW, DE LAB (EC-214) MANUAL
will be used to reset the counter to 0. For a JK FF, we have an asynchronous input
called CLEAR, when you assert this, flop's output goes to 0. Since this CLEAR
input is active high, we can use AND gate. The 2 FFs where a '1' occurs will be
tied to an AND gate and the output will be tied to a CLEAR
input. When the counter goes to 1001, the AND gate has a value '1' on its output
and will activate the CLEAR inputs of all FFs
PROCEDURE:
PRECATIONS:
Questions:
1. What is counter? What is the function of counter?
2. What is the maximum count in MOD-10 counter can count?
3. How will you calculate number of flip –flop used in MOD-10 counter?
4.How many types are counter?
INTEGRAL UNIVERSITY LUCKNOW, DE LAB (EC-214) MANUAL
EXPERIMENT NO.9
ADDER / SUBTRACTOR
OBJECT: Study and verify 4-bit adder / subtractor circuit using IC7483 and
IC7486.
APPARATUS REQUIRED:
CIRCUIT DIAGRAM:
INTEGRAL UNIVERSITY LUCKNOW, DE LAB (EC-214) MANUAL
4-Bit ADDER/Subtractor
THEORY:
The applet shows how this is done. Click the input switches or type the’s’ bind key to
control the Sub/n Add switch, and ‘1’, '8' to control the A and B inputs.
When the Sub/Add input is low (0), the XOR-gates act as non-inverting buffers and the
carry-input to the adder is 0. Therefore, the adder calculates a four-bit sum plus carry-out:
(Cout, S3, S2, S1, S0) = (A3, A2, A1, A0) + (B3, B2, B1, B0)
INTEGRAL UNIVERSITY LUCKNOW, DE LAB (EC-214) MANUAL
If the Sub/Add input is high (1), the XOR-gates act as inverting buffers, and the carry-
input to the adder is 1.
(Cout, S3, S2, S1, S0) = (A3, A2, A1, A0) - (B3, B2, B1, B0)
PROCEDURE:
1-Apply the input to A0 to A0 and B0 to B3.
2-Connect C0 carry output and Cin carry input.
3-Check the output sum on the S0 to S3 and also C0
4-The truth table of adder and subtractor are noted down.
Cin=0 C4 C3 C2 C1 C0 Carries
A4 A3 A2 A1 A0
B4 B3 B2 B1 B0
+
C4 S3 S2 S1 S0 Sum
Cin=1 A3 A2 A1 A0
B3 B2 B1 B0
D3 D2 D1 D0 Difference
INPUT OUPUT
INTEGRAL UNIVERSITY LUCKNOW, DE LAB (EC-214) MANUAL
PRECATIONS:
1. All the connections should be made properly.
2. IC should not be reversed.
EXPERIMENT NO. 10
(a) Verify the truth table and record the voltage levels.
INTEGRAL UNIVERSITY LUCKNOW, DE LAB (EC-214) MANUAL
(b) Design a 3-input X-OR gate using 2-input X-OR gate. Obtain its truth table
F1= A BC
(c) Design a 3-input X-NOR gate using 7486 & 7402. Obtain its truth table.F2=Aʘ
Bʘ C
(d) Find the expression of F1and F2 as sum of product (SOP) and compare F1and
F2 .
APPARATUS REQUIRED:
CIRCUIT DIAGRAM:
INTEGRAL UNIVERSITY LUCKNOW, DE LAB (EC-214) MANUAL
X-OR GATE:
THEORY:
An X-OR gate is a gate with two or more input and one output. The output of the
two input EX-OR gate assumes a HIGH state. This is equivalent to saying that the
output is HIGH. If either input A or input B is HIGH and LOW when both are 0 or
1 simultaneously. The exclusive features eliminates a similarity to the OR gate.
The EX-OR gate respond with the high output only when an odd number of input
is HIGH. When there is an even number of HIGH input such as two or four, the
output will always be LOW.
INTEGRAL UNIVERSITY LUCKNOW, DE LAB (EC-214) MANUAL
The main characteristic property of X-OR gate is that it can perform module 2
addition A 2- input. X-OR circuit is sometimes called a module 2 adder or half
adder without carry output.
The Exclusive NOR gate is EX-OR gate followed by an inverter. It has two or
more inputs and one output. The output of two input EX-NOR gate assumes a
HIGH state if both the input assume the same logic state or have an even number
of its output is LOW when the input assume different logic states or have an odd
number of outputs.
INTEGRAL UNIVERSITY LUCKNOW, DE LAB (EC-214) MANUAL
Observation Table:-
X-OR X-NOR
0 0 0 0 1
0 0 1 1 0
0 1 0 1 0
0 1 1 0 1
1 0 0 1 0
1 0 1 0 1
1 1 0 0 1
1 1 1 1 0
Result:-