You are on page 1of 6

Programming

Programmable Logic
Controllers (PLCs)

Chapter 3
Picking and placing on Conveyer belt
PLC I/O Connections
Flow Chart
Program structure
Memory types
• You can access data in many CPU memory areas
- process image input register (I)
- process image output register (Q)
- variable memory area (V)
- Bit memory area (M)
- sequence control relay memory area (S)
- special memory bits (SM)
- local memory area (L)
- Timer memory area (T)
- counter memory area (C)
- Analog inputs (AI)

You might also like