Combinational Logic Using NAND and NOR Gates

Module 39

LCST – Logic Circuits and Switching

th
Theory
Source: Digital Fundamentals by Floyd, T. 11 Edition

Module 39-Combinational Logic Using NAND and NOR Gates 1

Prepared by: fscjr.
Inspirational “thought” for the day

Module 39-Combinational Logic Using NAND and NOR Gates 2

Prepared by: fscjr.
Introduction

 In this module, you will see how NAND and NOR gates can be
used to implement a logic function.

 Recall from Chapter 3 that the NAND gate also exhibits an

equivalent operation called the negative-OR and that the NOR
gate exhibits an equivalent operation called the negative-AND.

 You will see how the use of the appropriate symbols to

represent the equivalent operations makes “reading” a logic
diagram easier.

Module 39-Combinational Logic Using NAND and NOR Gates 3

Prepared by: fscjr.
Learning Objectives
 After completing this module, the learners
should be able to:

1. Use NAND gates to implement a logic function

2. Use NOR gates to implement a logic function

3. Use the appropriate dual symbol in a logic diagram

Module 39-Combinational Logic Using NAND and NOR Gates 4

Prepared by: fscjr.
NAND Logic

 NAND logic for X = AB + CD.

Module 39-Combinational Logic Using NAND and NOR Gates 5

Prepared by: fscjr.
NAND Logic cont’d

 NAND logic for X = AB + CD.

Module 39-Combinational Logic Using NAND and NOR Gates 6

Prepared by: fscjr.
NAND Logic cont’d

 NAND logic for X = AB + CD.

Module 39-Combinational Logic Using NAND and NOR Gates 7

Prepared by: fscjr.
NAND Logic Diagrams Using Dual Symbols

 NAND logic for X = (AB + C’ )D + EF

Illustration of the
use of the
appropriate dual
symbols in a
NAND logic
diagram.

Module 39-Combinational Logic Using NAND and NOR Gates 8

Prepared by: fscjr.
NAND Logic Diagrams Using Dual Symbols cont’d

 EXAMPLE 5–9
 Redraw the logic diagram and develop the output expression for
the circuit in Figure 5–23 using the appropriate dual symbols.

Module 39-Combinational Logic Using NAND and NOR Gates 9

Prepared by: fscjr.
NAND Logic Diagrams Using Dual Symbols cont’d

 Related Problem
 Derive the output expression from Figure 5–23 and show it is
equivalent to the expression in the solution.

Module 39-Combinational Logic Using NAND and NOR Gates 10

Prepared by: fscjr.
NAND Logic Diagrams Using Dual Symbols cont’d

 EXAMPLE 5–10
 Implement each expression with NAND logic using appropriate
dual symbols: (a) ABC + DE (b) ABC + D’ + E’

Module 39-Combinational Logic Using NAND and NOR Gates 11

Prepared by: fscjr.
NOR Logic

 NOR logic for X = (A + B)(C + D).

Module 39-Combinational Logic Using NAND and NOR Gates 12

Prepared by: fscjr.
NOR Logic cont’d

 NOR logic for X = (A + B)(C + D).

Module 39-Combinational Logic Using NAND and NOR Gates 13

Prepared by: fscjr.
NOR Logic Diagram Using Dual Symbols

 NOR logic for X = (A + B)(C’ + D)(E + F)

Module 39-Combinational Logic Using NAND and NOR Gates 14

Prepared by: fscjr.
NOR Logic Diagram Using Dual Symbols cont’d

 NOR logic for X = (A + B)(C + D).

Illustration
of the use of the appropriate dual symbols in a NOR logic diagram.

Module 39-Combinational Logic Using NAND and NOR Gates 15

Prepared by: fscjr.
NOR Logic Diagram Using Dual Symbols cont’d

 EXAMPLE 5–11
 Using appropriate dual symbols, redraw the logic diagram and
develop the output expression for the circuit in Figure 5–29.

Module 39-Combinational Logic Using NAND and NOR Gates 16

Prepared by: fscjr.
NOR Logic Diagram Using Dual Symbols cont’d

 EXAMPLE 5–11
 Using appropriate dual symbols, redraw the logic diagram and
develop the output expression for the circuit in Figure 5–29.

Module 39-Combinational Logic Using NAND and NOR Gates 17

Prepared by: fscjr.
NOR Logic Diagram Using Dual Symbols cont’d

 Related Problem
 Prove that the output of the NOR circuit in Figure 5–29 is the
same as for the circuit in Figure 5–30.

Module 39-Combinational Logic Using NAND and NOR Gates 18

Prepared by: fscjr.
Mastery Exercises cont’d

3. Reduce the circuits in Question 1 to minimum SOP form.

a 3-input NAND with inputs, A, B, and C,

with its output connected to a second 3-
input NAND with two other inputs, D and E

a 3-input NOR with inputs A, B, and C, with

its output connected to a second 3-input
NOR with two other inputs, D and E

Module 39-Combinational Logic Using NAND and NOR Gates 19

Prepared by: fscjr.