PowerMesh Implementation N7

Power Mesh Creation: Implementation
and Challenges in N7
Product Version Innovus 17.1
November, 2017
Copyright Statement
© 2017 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence and the Cadence logo are
registered trademarks of Cadence Design Systems, Inc. All others are the property of their respective
holders.
Learn more at Cadence Support Portal - https://support.cadence.com

© 2017 Cadence Design Systems, Inc. All rights reserved worldwide. Page 2
Power Mesh Creation: Implementation and Challenges in N7
Contents
Purpose ....................................................................................................................... 4
Overview ...................................................................................................................... 4
Different ways of creating power mesh ........................................................................ 5
Understanding the stapling option in addStripe ........................................................... 7
Implementation of power mesh from layer M0 to M13 ............................................... 16
Summary ................................................................................................................... 32
Support ...................................................................................................................... 32
Feedback ................................................................................................................... 32

Purpose
Power mesh creation is complex in N7 because of non-uniform structure in most of the
layers. This application note explains the challenges in using addStripe with stapling
while creating this complex structure.
Overview
In 7nm, Power grid is not as simple as it was in other higher nodes such as 28nm,40nm
etc. Power mesh is defined in all layers, and power stripes are not continuous in all
layers from M1-M9. Stripes are continuous in M0, M10, M11, M12 and M13. There are
staples in each layer.
This application note will describe the power mesh structure for one of the application
(power mesh structure may vary for different applications and different companies) and
different methods to create power mesh. The simpler way to create such a power mesh
is using db_shape and dbCreateWire. However, there are runtime challenges with
these commands. The other way is to use addStripe but since power mesh stripes
are not continuous, there is stapling option to create such a power mesh. The pattern of
stripes is not uniform. For example, M4 is horizontal, and pattern of M4 varies in
horizontal as well as vertical directions. M2 and M3 have the non-uniform pattern in one
direction while M4-M9 have the non-uniform pattern in both directions. As per TSMC,
each layer has some pitch and the pattern will repeat after that pitch. It is important to
know about the pitch to understand the pattern of each layer. There are no stack vias in
this power mesh but structure of mesh is like pillar from M1-M9. M2-M3 are long pillars
while M1, M4-M9 are like pillars. All layers are ‘on track’ while M9 and M12 are ‘off
track’. Creating power mesh with stapling is very fast but it requires good understanding
stapling option in addStripe. There is another concept of reference layer, which is
very powerful with the stapling option.

Different ways of creating power mesh

I. add_shape: The original script given by TSMC has the add_shape commands.
It needs a lot of equations that were developed by TSMC. These commands are
area based so bigger the area more it will be time consuming.
• Syntax for adding stripes:
add_shape -layer M2 -net VDD -pathSeg "{$m2_x1 $m2_y1

$m2_x2 $m2_y2}" -width <width of M2>
The value of "{$m2_x1 $m2_y1 $m2_x2 $m2_y2” is coming from the

complex equations.
• Syntax for adding vias:
add_via -net VDD -pt "{$locate_x $locate_y}" -via

$VIA1_master
Note: On a 550x500 design, power mesh created by these commands takes almost
four hours.
II. dbCreateWire: Using dbCreateWire is relatively faster than add_shape. The

other advantage is that we can use the same equations that were defined for
add_shape. So, power mesh created by dbCreateWire is same as that of
add_shape without putting much effort.
• Syntax for adding stripes:
dbCreateWire VDD $m2_x1 [expr $m2_y1-$M2_width/2]

$m2_x2 [expr $m2_y2 + $M2_width/2] M2 1
• Syntax for adding vias:
dbCreateVia VDD $VIA1_master $locate_x $locate_y
Note: On the same 550x500 design, power mesh created by these commands takes 40
mins.
So, there is a good amount of gain in runtime using dbCreateWire/dbCreateVia as

compared to add_shape/add_via.

Disadvantage of the two approaches
• For a design with a size of 6200x6400(mainly top levels), the dbCreate

commands takes four days.
• dbCreate/add_shape did not see any blockage and were creating stripes over
memories as well as blocks at top level. So, lots of cleaning needed to be done
over blocks placed at top level.
• The tool takes more than 120GB in loading special route file, that is, fp.spr for the
top level.
III. addStripe: The third way to create power mesh is using addStripe, which is
the normal way of power mesh creation but there are various challenges with
addStripe.
• Power stripes are not continuous; they are in pieces like pillar. To
create such a structure, there is an option named stapling which is very
powerful is usage.
• To analyze and understand the pattern of all layers of the power mesh.

Understanding the stapling option in addStripe

In addStripe, there is option called stapling, which is very powerful where power
stripes are not continuous but in pieces.
a. To create vertical stripe with stapling
addStripe -stapling {2.05(length Fig 1) 5.68 (distance from the bottom of the die
till the center of the first stripe Fig 2 ) 0.08:30 (spacing between the center of the
first stripe till the center of the second stripe in vertical direction Fig 3)} -layer M3
-width 0.024 -direction vertical -set_to_set_distance 11.264 (distance after which
the pattern is repeating) -nets {VDD VDD VDD VDD VDD VDD VDD VDD VDD
VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD } -
spacing {0.108 0.856 0.108 0.856 0.108 0.856 0.108 0.9 0.108 0.856 0.108
0.856 0.108 0.9 0.108 0.856 0.108 0.856 0.108 0.856 0.108 0.9 } -start_offset
0.472 (distance from the core boundary till the edge of the stripe)
The stapling option has three parameters:
i. Length: Length of the stapling stripe
In this case, the length of the

selected stripe is 2.05 micron.
Figure 1

ii. The second parameter with the stapling option is the distance from the bottom of
the die till the center of the first stripe.
In this case, the distance from

the bottom of the die till the
center of stripe is 5.68 micron.
Center of the first stripe
Figure 2
Die boundary

iii. Third parameter with the stapling option is spacing between the center of the first
stripe till the center of the second stripe:
Stripe 2 Center of the stripe
Center of the stripe
Distance between the center of

the stripe 1 and the center of the
stripe 2 is 2.4 micron.
Stripe 1 This is defined with respect to the

reference to the pitch of the
previous layer. For example, for
layer M3, 2.4 micron is defined as
the pitch of M2: n. M2 pitch is
0.08, so n in this case will be
2.4/0.08= 30. So, this value will
be 0.08:30.
Figure 3

addStripe also has another parameter called offset. This is the value from the core of
the block till the edge of the stripe.
Die boundary
Figure 4
Core boundary
Distance from the core boundary to the edge of the stripe
Figure 5

a. To create horizontal stripe with stapling
addStripe -stapling {2.81(length of stripe Fig 6) 6.656 (distance from the die
boundary till the center of the stripe in horizontal direction Fig 7) 0.128:24
(spacing between the center of the first stripe till the center of the second stripe in
horizontal direction Fig 8)} -layer M2 -width 0.02 -direction horizontal -
set_to_set_distance 0.6 -nets VDD -start_offset 0.57 (distance from the core
boundary till the edge of the stripe in vertical direction)
The stapling option has three parameters:
i. Length: This is the length of the stapling stripe.
Figure 6
The stapling length of the highlighted stripe is 2.81 micron.

ii. Distance from the die boundary till the center of the stripe in horizontal direction:
Figure 7
Die Boundary
Center of stripe: Distance from the die boundary till the center of the stripe is 6.656 micron.

Spacing between the center of the first stripe till the center of the second stripe in
horizontal direction:
Figure 8
Center of the first stripe Center of the second stripe

The total distance is 3.072. 0.128 is
the pitch of the previous layer, M1.
So, 0.128: n=3.072> n=
3.072/0.128=24. The value will be
0.128:24.
start_offset will be the distance from the core boundary till the edge of the stripe in
vertical direction.
Core boundary

Figure 9
Edge of the stripe: Distance from the core Figure 10

boundary to the edge of the stripe is 0.57.
b. Reference layer and stapling_net_style: With stapling, two other parameters

need to be understood:
i. Reference Layer: The another feature in stapling is Reference Layer. If there

are stripes already in any layer, (for example, M4 in staples now for M5), there is
no need to specify addStripe with complex spacing. Specify the reference
layer as M4 for M5. The tool will create M5 stripes over M4, with the center of M4
coinciding with the center of M5.
addStripe -stapling {0.6 M4} -layer M5 -width 0.038 -direction vertical -
set_to_set_distance 19.456 -nets {VSS VSS VSS VSS VSS VSS VSS VSS VSS
VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS } -spacing {1.026 0.95
1.026 0.95 1.026 0.95 1.026 0.95 1.026 0.95 1.026 0.95 1.026 0.95 1.026 0.95
1.026 0.95 0.95 } -start_offset 0.969
The example defines 0.6 as the stapling length and M4 as the reference layer. This is
very useful when the pattern is not uniform in both horizontal and vertical directions. In
the example, horizontal spacing is defined in the same command. Now, for vertical,
there is no need to use separate equations for M5. For M4, there will be multiple
equations for the vertical pattern. For all other layers, we can specify reference layers
for the vertical pattern. This is a very powerful feature and saves a lot of time in power
mesh creation.

ii. Stapling_net_style: There are two options with stapling_net_style.
• If there are multiple nets of the same type defined in each line with different
spacing, use side_to_side with stapling_net_style in
setAddStripeMode. For example, in the above case, there are multiple VSS
nets in one addStripe with different spacing defined. So, side_to_side is
applicable.
Spacing is necessary when side_to_side is used and multiple nets are

defined.
Example of setAddStripeMode -stapling_nets_style side_to_side:
addStripe -stapling {2.05 $y_vdd 0.08:30} -layer M3 -width 0.024 -direction

vertical -set_to_set_distance 11.264 -nets {VDD VDD VDD VDD VDD VDD VDD
VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD
VDD } -spacing {0.108 0.856 0.108 0.856 0.108 0.856 0.108 0.9 0.108 0.856
0.108 0.856 0.108 0.9 0.108 0.856 0.108 0.856 0.108 0.856 0.108 0.9 } -
start_offset 0.472
• If there is single net of either VDD/VSS or a pair of {VDD VSS} stripes in each
line, use end_to_end which is the default of stapling_net_style. Spacing
is invalid in this case.
Example of setAddStripeMode -stapling_nets_style end_to_end:
addStripe -stapling {0.12 $y 0.1:3} -layer M1 -width 0.04 -direction vertical -

set_to_set_distance 0.512 -nets {VSS VDD} -start_offset 0.748
addStripe -stapling {2.81 $y_vss 0.128:24} -layer M2 -width 0.02 -direction
horizontal -set_to_set_distance 0.6 -nets VSS -start_offset 0.29
If setAddStripeMode -stapling_nets_style side_to_side is set, the

tool will expect spacing even if there is a single net. So, reset
setAddStripeMode -stapling_nets_style if spacing is not used with
addStripe.

Implementation of power mesh from layer M0 to M13
I. Layer M0: M0 is continuous so it is simple to create the M0 stripe. Since

memories and blocks have blockages till M3, break stripes till the boundary of
blocks. Otherwise, the tool will spend time in checking DRCs over blocks
while adding via.
setAddStripeMode -ignore_DRC true -stacked_via_top_layer M0 -

stacked_via_bottom_layer M0 -via_using_exact_crossover_size false -
preventive_color_opt false -use_pthread true -use_exact_spacing true -
area_based_stripe true -break_at selected_block
setAddStripeMode -reset -stapling_nets_style
deselectAll
selectObjByProp Instance <Type>=<Block>
addStripe -layer M0 -width 0.08 -direction horizontal -set_to_set_distance 0.6

-nets {VSS VDD} -spacing {0.22} -start_offset 0.26
II. Layer M1: M1 stripe is not DRC clean wrt min area. As per TSMC Nanoroute
will clean those DRC. But addStripe will not create stripes if there are min
area DRCs (even if ignore_drc is true). In Figure 11, the length of the M1
stripe as per TSMC is 0.1 with a width of 0.04. So, the area becomes
0.1x0.04=0.004, while the minimum area required for M1 is 0.048. Therefore,
the minimum length should be 0.12. Now, as WA, we are creating the stripe
with length 0.12 which is DRC clean and then changing its length to 0.1 as
per TSMC pattern. NanoRoute while doing routing will add the patch wire to
fix min area violations.
The reason of leaving this at the PG stage is that NR can add the patch either
above or below M1 depending upon the routing resources.

Figure 11
setAddStripeMode -stacked_via_bottom_layer M0 -stacked_via_top_layer M1

set y [expr $core_lly + 0.31]
where $core_lly is the distance between die and core area in Y direction
set cmd "addStripe -stapling {0.12 $y 0.1:3} -layer M1 -width 0.04 - direction
vertical -set_to_set_distance 0.512 -nets {VSS VDD} -start_offset 0.748"
eval $cmd
deselectAll
editSelect -type Special -layers M1
setEdit -drc_use_fgc 0 -drc_on 0 -create_vias_deep_through 0
###Stretching in Y direction by -0.02 to get the same structure as that of

TSMC grid
editStretch y -0.02 high
deselectAll

M1 grid will be like in Figure12:
Figure 12
III. Layer M2: M2 also has regular pattern in staples so it is easy to create this
layer. However, we can’t define both VDD and VSS in one addStripe
command because the offset of VDD and VSS is different from the core.
###VSS
set y_vss [expr $core_llx + 2.048]
set cmd "addStripe -stapling {2.81 $y_vss 0.128:24} -layer M2 -width 0.02 -
direction horizontal -set_to_set_distance 0.6 -nets VSS -start_offset 0.29"
eval $cmd

###VDD
set y_vdd [expr $core_llx + 1.536]
set cmd "addStripe -stapling {2.81 $y_vdd 0.128:24} -layer M2 -width 0.02 -
direction horizontal -set_to_set_distance 0.6 -nets VDD -start_offset 0.57"
eval $cmd
M2 grid will be like in Figure 13:
Figure 13
IV. Layer M3: In layer M3 also, there is a pattern only in horizontal direction but
the pattern is repeating after many stripes. So, it is important to know the
pitch. As per TSMC, the pitch for M3 is 1.024.

-stapling_nets_style side_to_side
##VDD
set y_vdd [expr $core_lly + 0.88]
direction vertical -set_to_set_distance 11.264 -nets {VDD VDD VDD VDD
VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD
VDD VDD VDD VDD VDD} -spacing {0.108 0.856 0.108 0.856 0.108 0.856
0.108 0.9 0.108 0.856 0.108 0.856 0.108 0.9 0.108 0.856 0.108 0.856 0.108
0.856 0.108 0.9} -start_offset 0.472"
eval $cmd

##VSS
set y_vss [expr $core_lly + 1.2]
set cmd "addStripe -stapling {2.05 $y_vss 0.08:30} -layer M3 -width 0.024 -
direction vertical -set_to_set_distance 11.264 -nets {VSS VSS VSS VSS VSS
VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS
VSS VSS VSS} -spacing {0.108 0.9 0.108 0.856 0.108 0.856 0.108 0.856
0.108 0.9 0.108 0.856 0.108 0.856 0.108 0.856 0.108 0.9 0.108 0.856 0.108
0.856} -start_offset 0.956"
eval $cmd
It is important to note that the pattern may be different in VDD and VSS as in
the above case.
The average pitch between the two stripes in M3 should be 1.024. In the
above case, there are 8 stripes with a pitch of 1.012 and 3 stripes with a pitch
of 1.056. So, the average pitch is (8*1.012=8.096) + (3*1.056= 3.168) =
11.264/11 = 1.024. There are 22 spacing defined above because there is a
set of 2 stripes created very close to each other.
Figure 14
Pattern is repeating after 11.264 micron.

Figure 15
V. Layer M4: From this layer, the complexity has increased even more. There
are patterns in both horizontal as well as vertical directions. The vertical
pattern can be specified in one command in addStripe, but there is no way
to specify the horizontal pattern in the horizontal stripe and vice versa while
creating vertical stripe. Also, as per the TSMC script, the bottom two stripes
have different spacing. So, for the bottom stripes, there will be different
equations than the rest of the power mesh for M4. Again, vertical pattern can
be verified by the pitch but for horizontal pattern, we need to check spacing
manually.
###VDD
-stapling_nets_style side_to_side
set y_vdd [expr $core_llx + 0.2895 + 0.2385]
direction horizontal -set_to_set_distance 22.8 -nets {VDD VDD VDD VDD
VDD VDD} -spacing {1.178 1.178 1.178 1.102 1.178 1.178 1.178 1.178 1.102
1.178 1.178 1.178 1.178 1.102 1.178 1.178 1.178 1.178 1.102} -start_offset
3.837"
eval $cmd
The average pitch between the two stripes in M4 should be 1.2. In the above
case, there are 15 stripes with a pitch of 1.216 and 4 stripes with a pitch of
1.056. So, the average pitch is (15*1.216=18.24) + (4*1.14= 4.56) = 22.8/19 =
1.2.
There are stripes till top in vertical direction but in horizontal direction, the
pattern is repeating after certain distance (Figure 16). So, for horizontal
direction, need to write the equations again. Pattern in horizontal direction is
repeating after 13 stripes. Also, the bottom two stripes are missing because
there is a different pattern for those stripes.
Figure 16
Stripes in vertical direction are complete. Stripes are missing in horizontal direction.

set y_vdd [expr $y_vdd + 1.012]

direction horizontal -set_to_set_distance 22.8 -nets {VDD VDD VDD VDD
VDD VDD} -spacing {1.178 1.178 1.178 1.102 1.178 1.178 1.178 1.178 1.102
1.178 1.178 1.178 1.178 1.102 1.178 1.178 1.178 1.178 1.102} -start_offset
3.837"
eval $cmd
For horizontal spacing, y_vdd will change until the pattern repeats. In this
case, we need to write 12 such equations.
Spacing in horizontal and vertical directions will be like:
Figure 17

After running all equations, mesh will be like:
Figure 18
In this, the bottom two stripes are still missing. So, there is need to write 12
separate equations for the bottom two stripes. But because there is need of
only two stripes, we need to define number_of _steps as 1.
set y_vdd [expr $core_llx + 0.2895 + 0.2385]

direction horizontal -nets {VDD VDD VDD} -spacing {1.178 1.178} -
start_offset 0.265 -number_of_sets 1"
eval $cmd
Similarly, we have write equations for VSS. Also, the pattern in VSS could be
different from VDD.

VI. Layer from M5 to M9: There are similar structures in layers from M5 till M9.
So, earlier, we have to define so many equations for all those layers. But the
“reference layer” feature has made life easier. With this we can just define
the previous layer as the reference layer for the current layer and get rid of
those complex equations for rest of the layers.
For example, for M5, equations would be like:
##VDD
set_to_set_distance 19.456 -nets {VDD VDD VDD VDD VDD VDD VDD VDD
VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD} -spacing
{0.95 1.026 0.95 1.026 0.95 1.026 0.95 1.026 0.95 0.95 1.026 0.95 1.026
0.95 1.026 0.95 1.026 0.95 1.026} -start_offset 0.513
##VSS
set_to_set_distance 19.456 -nets {VSS VSS VSS VSS VSS VSS VSS VSS
VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS} -spacing
{1.026 0.95 1.026 0.95 1.026 0.95 1.026 0.95 1.026 0.95 1.026 0.95 1.026
0.95 1.026 0.95 1.026 0.95 0.95} -start_offset 0.969
-stapling {0.6 M4} : Defining M4 as the reference layer will create the same
structure for M5 as well. This is very fast and saves a lot of time.

M5 stripe overlapped M4 like:
Figure 19
We can define the similar equation till M9 where there is a similar kind of
pattern using the reference layer. For vertical layer, we can use the reference
layer of stapling for the vertical pattern but for the horizontal pattern, still need
to find spacing using the concept of pitch and vice versa for horizontal layer.
Also, horizontal pattern will be different for both VDD and VSS.

M6 PG:
##VDD
addStripe -stapling {0.6 M5} -layer M6 -width 0.038 -direction horizontal -
{1.102 1.178 1.178 1.178 1.102 1.178 1.178 1.178 1.178 1.102 1.178 1.178
1.178 1.178 1.102 1.178 1.178 1.178 1.178} -start_offset 2.697
##VSS
VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS } -spacing {1.102
1.178 1.178 1.178 1.178 1.102 1.178 1.178 1.178 1.178 1.102 1.178 1.178
1.178 1.178 1.102 1.178 1.178 1.178 } -start_offset 1.785
###The first stripe of VSS is not matching with the pattern

addStripe -stapling {0.6 M5} -layer M6 -width 0.038 -direction horizontal -nets
{VSS} -start_offset 0.569 -number_of_sets 1
###1st two stripes not matching with pattern
{VDD VDD} -spacing 1.178 -start_offset 0.265 -number_of_sets 1
# M7 PG:
##VSS
{1.026 0.95 1.026 0.95 1.026 0.95 1.026 0.95 1.026 0.95 1.026 0.95 1.026
0.95 1.026 0.95 1.026 0.95 0.95} -start_offset 0.969
###VDD
{0.95 1.026 0.95 1.026 0.95 1.026 0.95 1.026 0.95 0.95 1.026 0.95 1.026
0.95 1.026 0.95 1.026 0.95 1.026} -start_offset 0.513

# M8, PG:
##VDD
{1.102 1.178 1.178 1.178 1.102 1.178 1.178 1.178 1.178 1.102 1.178 1.178
1.178 1.178 1.102 1.178 1.178 1.178 1.178} -start_offset 2.697
##VSS
VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS } -spacing {1.102
1.178 1.178 1.178 1.178 1.102 1.178 1.178 1.178 1.178 1.102 1.178 1.178
1.178 1.178 1.102 1.178 1.178 1.178 } -start_offset 1.785
## The first stripe of VSS is not matching with the pattern

{VSS} -start_offset 0.569 -number_of_sets 1
###The first two stripes of VDD are not matching with pattern
{VDD VDD} -spacing 1.178 -start_offset 0.265 -number_of_sets 1
# M9, PG
##VSS
{0.988 0.912 0.988 0.912 0.988 0.912 0.988 0.912 0.988 0.912 0.988 0.912
0.988 0.912 0.988 0.912 0.988 0.912 0.912} -start_offset 0.988
##VDD
{0.912 0.988 0.912 0.988 0.912 0.988 0.912 0.988 0.912 0.912 0.988 0.912
0.988 0.912 0.988 0.912 0.988 0.912 0.988} -start_offset 0.532

VII. Layer M10 to M13: Stipes from M10 to M13 are continuous and hence need
stapling. The normal addStripe command will work here. For the sake of
completion, commands used to generate power mesh from M10 to M13 are:
# M10, PG
##VDD
addStripe -layer M10 -width 0.062 -direction horizontal -set_to_set_distance
25.2 -nets {VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD
VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD} -spacing {1.198 1.072
1.198 1.072 1.198 1.198 1.072 1.198 1.072 1.198 1.072 1.198 1.072 1.198
1.072 1.198 1.072 1.198 1.072 1.198 1.072} -start_offset 0.201 -extend_to
design_boundary
##VSS
addStripe -layer M10 -width 0.062 -direction horizontal -set_to_set_distance
25.2 -nets {VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS
VSS VSS VSS VSS VSS VSS VSS VSS VSS} -spacing {1.072 1.198 1.072
1.198 1.072 1.198 1.072 1.198 1.072 1.198 1.198 1.072 1.198 1.072 1.198
1.072 1.198 1.072 1.198 1.072 1.198} -start_offset 0.579 -extend_to
design_boundary
# M11, PG:
##VSS
addStripe -layer M11 -width 0.55 -direction vertical -set_to_set_distance
249.858 -nets {VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS
VSS VSS VSS VSS } -spacing {3.482 3.608 3.482 3.608 3.482 3.608 3.482
3.608 3.482 3.608 3.482 3.608 3.482 3.608 3.482 3.608 3.482 3.608 3.482
3.608 3.482 3.608 3.482 3.608 3.482 3.608 3.482 3.608 3.482 3.608 3.482
3.608 3.482 3.608 3.482 3.608 3.482 3.608 3.482 3.608 3.482 3.608 3.482
3.608 3.482 3.608 3.608 3.482 3.608 3.482 3.608 3.482 3.608 3.482 3.608
3.482 3.608 3.482 3.608 3.482 3.608 } -start_offset 2.623 -extend_to
design_boundary

##VDD
addStripe -layer M11 -width 0.55 -direction vertical -set_to_set_distance
249.858 -nets {VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD
VDD VDD VDD VDD VDD VDD VDD VDD } -spacing {3.608 3.482 3.608
3.482 3.608 3.482 3.608 3.482 3.608 3.482 3.608 3.482 3.608 3.482 3.608
3.608 3.482 3.608 3.482 3.608 3.482 3.608 3.482 3.608 3.482 3.608 3.482
3.608 3.482 3.608 3.482 3.608 3.482 3.608 3.482 3.608 3.482 3.608 3.482
3.608 3.482 3.608 3.482 3.608 3.482 3.608 3.482 3.608 3.482 3.608 3.482
3.608 3.482 3.608 3.482 3.608 3.482 3.608 3.482 3.608 3.482 } -start_offset
0.481 -extend_to design_boundary
# M12, PG:
addStripe -layer M12 -width 1.35 -direction horizontal -set_to_set_distance 9 -

nets {VDD VSS} -spacing {3.15 3.15} -start_offset 1.725 -extend_to
design_boundary
#M13, PG:
addStripe -layer M13 -width 3.78 -direction vertical -set_to_set_distance 10.8

-nets {VDD VSS} -spacing {1.62 1.62} -start_offset 1.71 -extend_to
design_boundary
######

Via generation: Via0 to Via2 are generated with the addStripe commands from layer
M1 to M3. From the layer M4 onwards, there are a lot many commands to generate
VDD and VSS. So we have generated the via separately from Via2 to Via12 using the
following commands:
###Via 3
editPowerVia -skip_via_on_pin Standardcell -bottom_layer M3 -add_vias 1 -
top_layer M4 -orthogonal_only false
###Via 4
###Via 5
###Via 6
###Via 7
###Via 8
###Via 9
###Via 10
###Via 11
###Via 12

Summary
Generating power with addStripe is much faster as compared to dbCreateWire or
add_shape. For a 6200x6400 design with macros/memories where dbCreateWire
took four days, using addStripe will do the job in almost half a day. Stapling and
reference layer are very powerful options in addStripe. This will create clean power
mesh in the core area.
Support
Cadence Support Portal provides access to support resources, including an extensive
knowledge base, access to software updates for Cadence products, and the ability to
interact with Cadence Customer Support. Visit https://support.cadence.com.
Feedback
Email comments, questions, and suggestions to content_feedback@cadence.com.


PowerMesh Implementation N7

Uploaded by

Document Information

Copyright

Available Formats

Share this document

Share or Embed Document

Sharing Options

Did you find this document useful?

Is this content inappropriate?

Copyright:

Available Formats

PowerMesh Implementation N7

Uploaded by

Copyright:

Available Formats

Power Mesh Creation: Implementation

Learn more at Cadence Support Portal - https://support.cadence.com

Learn more at Cadence Support Portal - https://support.cadence.com

Learn more at Cadence Support Portal - https://support.cadence.com

Different ways of creating power mesh

• Syntax for adding stripes:

add_shape -layer M2 -net VDD -pathSeg "{$m2_x1 $m2_y1

The value of "{$m2_x1 $m2_y1 $m2_x2 $m2_y2” is coming from the

• Syntax for adding vias:

add_via -net VDD -pt "{$locate_x $locate_y}" -via

II. dbCreateWire: Using dbCreateWire is relatively faster than add_shape. The

• Syntax for adding stripes:

dbCreateWire VDD $m2_x1 [expr $m2_y1-$M2_width/2]

• Syntax for adding vias:

dbCreateVia VDD $VIA1_master $locate_x $locate_y

So, there is a good amount of gain in runtime using dbCreateWire/dbCreateVia as

Learn more at Cadence Support Portal - https://support.cadence.com

Disadvantage of the two approaches

• For a design with a size of 6200x6400(mainly top levels), the dbCreate

Learn more at Cadence Support Portal - https://support.cadence.com

Understanding the stapling option in addStripe

a. To create vertical stripe with stapling

The stapling option has three parameters:

i. Length: Length of the stapling stripe

In this case, the length of the

Learn more at Cadence Support Portal - https://support.cadence.com

In this case, the distance from

Center of the first stripe

Learn more at Cadence Support Portal - https://support.cadence.com

Stripe 2 Center of the stripe

Center of the stripe

Distance between the center of

Stripe 1 This is defined with respect to the

Learn more at Cadence Support Portal - https://support.cadence.com

Distance from the core boundary to the edge of the stripe

Learn more at Cadence Support Portal - https://support.cadence.com

a. To create horizontal stripe with stapling

The stapling option has three parameters:

i. Length: This is the length of the stapling stripe.

The stapling length of the highlighted stripe is 2.81 micron.

Learn more at Cadence Support Portal - https://support.cadence.com

Learn more at Cadence Support Portal - https://support.cadence.com

Center of the first stripe Center of the second stripe

Learn more at Cadence Support Portal - https://support.cadence.com

Edge of the stripe: Distance from the core Figure 10

b. Reference layer and stapling_net_style: With stapling, two other parameters

i. Reference Layer: The another feature in stapling is Reference Layer. If there

Learn more at Cadence Support Portal - https://support.cadence.com

ii. Stapling_net_style: There are two options with stapling_net_style.

Spacing is necessary when side_to_side is used and multiple nets are

Example of setAddStripeMode -stapling_nets_style side_to_side:

addStripe -stapling {2.05 $y_vdd 0.08:30} -layer M3 -width 0.024 -direction

Example of setAddStripeMode -stapling_nets_style end_to_end:

addStripe -stapling {0.12 $y 0.1:3} -layer M1 -width 0.04 -direction vertical -

If setAddStripeMode -stapling_nets_style side_to_side is set, the

Learn more at Cadence Support Portal - https://support.cadence.com

Implementation of power mesh from layer M0 to M13

I. Layer M0: M0 is continuous so it is simple to create the M0 stripe. Since

setAddStripeMode -ignore_DRC true -stacked_via_top_layer M0 -

addStripe -layer M0 -width 0.08 -direction horizontal -set_to_set_distance 0.6

Learn more at Cadence Support Portal - https://support.cadence.com

setAddStripeMode -stacked_via_bottom_layer M0 -stacked_via_top_layer M1

###Stretching in Y direction by -0.02 to get the same structure as that of

Learn more at Cadence Support Portal - https://support.cadence.com