Professional Documents
Culture Documents
5, OCTOBER 1997
(a) (b)
(c)
Fig. 2. Equivalent circuits at different stages.
B. DC Characteristics
Since and are large, the ripples in and are
small. Denoting the average values of and as and
, respectively, we have in Fig. 3:
for
for
for
Fig. 3. Waveform of vC . (1)
where
quasi-resonant mode) operation [6]. It is also assumed that the
capacitor is sufficiently small so that it is fully discharged (2)
(namely ) for part of the switching cycle. The equiva-
lent circuits for different switching stages of the converter are The average values of and , denoted as and ,
shown in Fig. 2, where is the switching period. Referring respectively, can be determined from (1) as
to the capacitor voltage waveform in Fig. 3, the operation of
(3)
the circuit can be explained as follows:
Assume that just before switch is turned on, diode (4)
carries all of the output inductor current , and that the
capacitor voltage has reached its maximum value. Hence,
1) : At the beginning of a switching cycle, ,
switch is turned on and diode is turned off. Input (5)
inductor is charged up by input voltage and
the current through output inductor , discharges
capacitor . At the energy stored in is (6)
completely transferred to the output and becomes
zero.
2) : Since is equal to zero at , diode
starts to conduct, allowing to flow. stays idle
(7)
and continues to charge .
3) : At , switch is turned off. Capacitor On the other hand, we have from Fig. 1
is charged up from zero by . The capacitor voltage
reaches its maximum value at . (8)
When compared with a Ćuk converter in continuous- Combining (2), (5)–(8) gives
inductor-current mode (CICM) operation, it can be seen that
an additional switching stage, in which both the transistor (9)
switch and the flywheel diode are conducting [as shown
in Fig. 2(b)], is introduced in the DCVM operation. This (10)
dramatically changes the characteristics of the converter. where is the switching frequency ( ).
650 IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, VOL. 44, NO. 5, OCTOBER 1997
Defining On the other hand, the energy delivered to the load during
the same half-cycle is
(11) (19)
we then have where output voltage can be viewed as constant due
to the bulk capacitor . By equating (18) and (19), the
following expression for the output voltage, , can be
obtained:
(12)
(22)
(15)
a high power factor can still be obtained.
which is independent of the loading resistance.
It should also be noted that the smaller the loading
III. DESIGN CRITERIA, SIMULATION RESULTS resistance, the “deeper” the converter operates in DCVM
AND EXPERIMENTAL MEASUREMENTS and the higher is the power factor. This is contrary
to converters in DICM, where good power factors are
A. Design Criteria obtained only at light loads (when the loading resistance
Assume that the supply to the Ćuk converter is an ac mains is large).
followed by a bridge rectifier, as shown in Fig. 4, so that the • Selection of Inductors and :
input voltage to the Ćuk converter is given by The inductor will contribute some reactance at ac
mains frequency. However, if is not excessively large,
(16) it would have little effect on the power factor. On the
other hand, and should be large enough to smooth
where and are the amplitude and the period of the ac out the ripples at the switching frequency of the converter.
line voltage, respectively. Thus, we need to have
• Relationship Between the Input and Output Voltages:
First, we consider the input energy from the ac line in (23)
a half cycle ( ), :
(17)
(24)
Combining (9), (16), and (17) we have
• Selection of Switches:
From (15), the switch voltage stress can be
found as
(18) (25)
LIN AND LEE: POWER-FACTOR CORRECTION USING ĆUK CONVERTERS 651
B. Simulation Results
Based on the design criteria given above, a circuit (as shown
in Fig. 4) with the following parameters was designed for
simulation:
150 sin (100 ) (namely, 110
Vrms, 50 Hz);
950 H;
0.047 F;
320 H;
2200 F;
10 ;
(switching frequency) 45 kHz;
(duty cycle) 0.5.
The above circuit parameters ensures that (22) holds and
the converter operates in “deep” DCVM.
The transistor model used was IRFPG50 and the diode
model used was MUR8100. The circuit was simulated by
PSpice (version 5.0). Fig. 5 shows the simulated waveforms. It
was found that the line current followed the line voltage very
well (and in phase). From the waveforms of and ( ),
Fig. 5. Simulated waveforms.
it can be seen that for a large portion of the line period the
converter operated in DCVM (namely reaching zero and
( ). However, for the small portion where the line supply is (110 Vrms, 50 Hz). It can be seen that the line current
voltage was crossing zero, we have and ( ) followed the line voltage closely, which agreed well with the
reaching zero, indicating DICM operation. simulations in Fig. 5. The measured power factor was 99.9%,
It is interesting to note that a Ćuk converter in DICM and the measured total harmonic distortion (THD) of the line
operation actually also has inherent power-factor correction current was 1.7%. The conversion efficiency of the converter
characteristic, as it has been proven in [2]. As a result, the was 80% for an output of 120 W at 35 V. The calculated and
line current within this small portion of the AC line period measured values of and were
[where ] should also follow closely calculated:
the line voltage. It is therefore not surprising that the circuit
has a very good overall power factor.
TABLE I
COMPARISON BETWEEN DICM AND DCVM
DICM DCVM
Voltage stress Low High
Current stress High Low
Line current ripple Large. (Further input Low. ( No input
filtering may be needed, filtering is needed)
leading to a relatively
low power factor.)
Switching characteristic Soft turn-on Soft turn-off
Preferred switches No optimum switches. IGBT’s
(If a MOSFET is used,
the conduction loss will
be high. If an IGBT is
used, the turn-off loss
will be high.)
Fig. 6. Measured waveforms of the line voltage (CH1) and line current Loading characteristic More suitable for light More suitable for heavy
(CH2). Scales: line voltage (50 V/div); line current (1 A/div). Time scale: load (large loading load (small loading
5 ms/div. resistance). resistance).
Most appropriate Low-current, Low-voltage,
applications high-voltage. high-current.
where
(27)
Ćuk converters in discontinuous-capacitor-voltage mode It is obvious that the inequality (A.9) cannot always be
operation are more suitable for low-voltage and high-current satisfied, because the minimum value of its right-hand side
applications. is zero. Thus the Ćuk converters will drop out of DCVM
operation when is crossing zero, as can be observed in
APPENDIX Fig. 5.
CONDITION FOR MAINTAINING Similarly, we can demonstrate that the same phenomena
DCVM OPERATION IN PFC CIRCUIT will occur when the converters are in close-loop operation.
Following the approach of analysis introduced in [9], we REFERENCES
shall show that a Ćuk converter will not always operate in
DCVM when is defined as (16). [1] D. S. L. Simonetti, J. Sebastian, F. S. Reis, and J. Uceda, “Design
criteria for Sepic and Ćuk converters as power factor preregulators
The input power during a switching period taken from the in discontinuous conduction mode,” in Proc. IEEE IECON’92, pp.
ac line is 283–288.
[2] M. Brkovic and S. Ćuk, “Input current shaper using Ćuk converter,” in
(A.1) Proc. IEEE INTELEC’92, pp. 532–539.
[3] D. S. L. Simonetti, J. Sebastian, and J. Uceda, “A small-signal model
where is the amplitude of the line current and is for Sepic, Ćuk and Flyback converters as power factor preregulators in
discontinuous conduction mode,” in Proc. IEEE PESC’93, pp. 735–741.
defined as [4] L. Rossetto, G. Spiazzi, P. Tenti, B. Fabiano, and C. Licitra, “Fast-
response high-quality rectifier with sliding mode control,” IEEE Trans.
(A.2) Power Electron., vol. 9, no. 2, pp. 146–152, 1994.
[5] S. Ćuk, “General topological properties of switching structures,” in Proc.
IEEE PESC’79, pp. 109–130.
The output power in the same switching period is [6] D. Maksimovic and S. Ćuk, “A unified analysis of PWM converters
in discontinuous modes,” IEEE Trans. Power Electron., vol. 6, pp.
476–490, Mar. 1991.
(A.3) [7] Y. S. Lee, S. J. Wang, and S. Y. R. Hui, “Modeling, analysis and
application of buck converters in discontinuous-input-voltage mode
where is the effective loading resistance as seen by the operation,” IEEE Trans. Power Electron., vol. 12, pp. 350–360, Mar.
converter. By (A.1), (A.2), and (A.3), we have 1997.
[8] R. D. Middlebrook and S. Ćuk, “Isolation and multiple output extensions
of a new optimum topology switching dc-to-dc converter,” in Advances
(A.4) in Switched-Mode Power Conversion, R. D. Middlebrook et al., Eds.
TESLAco, CA, 1983, vols. I and II, pp. 385–393.
[9] J. Sebastian, J. A. Cobos, J. M. Lopera, and J. Uceda, “The determination
On the other hand, the input and output powers ( and ) of the boundaries between continuous and discontinuous conduction
can be averaged in a half line cycle ( ) to give modes in PWM dc-to-dc converters used as power factor preregulators,”
IEEE Trans. Power Electron., vol. 10, pp. 574–582, Sept. 1995.
and
Bo-Tao Lin received the B.S. degree in electronic
(A.5) engineering from South China University of Tech-
nology, Guang Zhou, China, in 1992, where he is
currently working towards the Ph.D. degree.
Solving (A.4) and (A.5), assuming 100% conversion effi- Currently, he is a Research Assistant of the De-
ciency, gives partment of Electronic Engineering in The Hong
Kong Polytechnic University. His research has been
concentrated on analysis and synthesis of power-
(A.6) factor-correction circuits, soft-switching dc–dc con-
verters, and nonlinear circuits and systems.
Thus, the effective loading resistance is time variant. Due
to this fact, the dimensionless parameter must be re-defined
as follows [9]:
Yim-Shu Lee received the M.Sc. degree from the
University of Southampton, U.K., and the Ph.D.
degree from the University of Hong Kong in 1974
(A.7) and 1988, respectively.
He was with the Cable & Wireless, Rediffusion
Television, and General Post Office, all in Hong
where [the same as (11)]. Kong, respectively, before joining The Hong Kong
If the converter operates in open-loop, is equal to Polytechnic University in December 1969, as a
member of the academic staff. Currently, he is a
[see (14)]. Thus, the condition for DCVM operation is Professor in the Department of Electronic Engineer-
ing. He is the author of the book, Computer-Aided
(A.8) Analysis and Design of Switch-Mode Power Supplies, and his research interests
or include design of switch-mode power supplies and computer-aided design of
analog circuits.
(A.9) Dr. Lee is a Fellow of both IEE (U.K.) and HKIE.