Professional Documents
Culture Documents
Applications
• PCs, Servers, Modems, and Set-Top-Boxes
• FPGA Applications
• DSP Core and I/O Voltages
• Post-Regulation Applications
• Applications With Sequencing Requirements
Ordering Information
AP 7173 - X X X
Pin Assignments
IN 1 10 OUT IN 1 8 OUT
IN 2 9 OUT 2 7 FB
PG
PG 3 8 FB
VCC 3 6 SS
VCC 4 7 SS
EN 5 6 GND EN 4 5 GND
DFN3030-10 SOP-8L-EP
Pin Descriptions
Pin PIN #
Name SOP-8L-EP DFN3030-10 Description
IN 1 1, 2 Power Input pin.
Power-Good pin, open-drain output. When the VOUT is below the
PG threshold the PG pin is driven low; when the VOUT exceeds the
PG 2 3 threshold, the PG pin goes into a high-impedance state. To use the
PG pin, use a 10kΩ to 1MΩ pull-up resistor to pull it up to a supply of
up to 5.5V, which can be higher than the input voltage.
Bias Input pin, provides input voltage for internal control circuitry.
VCC 3 4
This voltage should be higher than the VIN.
Enable pin. This pin should be driven either high or low and must not
EN 4 5 be floating. Driving this pin high enables the regulator, while pulling it
low puts the regulator into shutdown mode.
GND 5 6 Ground.
Soft-Start pin. Connect a capacitor between this pin and the ground
SS 6 7 to set the soft-start ramp time of the output voltage. If no capacitor is
connected, the soft-start time is typically 100µS.
Feedback pin. Connect this pin to an external voltage divider to set
FB 7 8
the output voltage.
OUT 8 9, 10 Regulated Output pin.
Solder this pad to large ground plane for increased thermal
Thermal Pad — —
performance.
Block Diagram
IN OUT
VCC SS
+ 0.8V
-
PG FB
-
+ 0.72V
GND
R3 VOUT
VIN
IN OUT R1 C2
C1 PG FB
VVCC AP7173
VCC SS R2
EN GND CSS
C3
Electrical Characteristics
At VEN = 1.1V, VIN = VOUT + 0.5V, CVCC = 0.1uF, CIN = COUT = 10uF, IOUT = 50mA, VVCC = 5.0V, and TA = –40°C to +85°C, unless otherwise
noted. Typical values are at TA = +25°C.
Symbol Parameter Test Conditions Min Typ. Max Unit
VIN Input Voltage Range VOUT + VDO 5.5 V
Bias Pin Voltage Range
VVCC 2.7 5.5 V
(Note 7)
Internal Reference
VREF TA = +25 ºC 0.792 0.8 0.808 V
(Adj.)
Output Voltage Range VIN= 5V, IOUT= 1.5A 0.8 3.3 V
VOUT 2.97V≤VVCC≤5.5V,
Accuracy (Note 8) –2 ±0.5 2 %
50mA≤IOUT≤1.5A
ΔVOUT /ΔVIN / VOUT Line Regulation VOUT (NOM) + 0.5≤VIN, 5.5V 0.03 %/V
ΔVOUT /VOUT /ΔIOUT Load Regulation 50mA≤IOUT≤1.5A 0.09 %/A
Dropout Voltage IOUT = 1.5A,VVCC–VOUT(NOM)≥3.25V 165 270 mV
VDO
(Note 9) IOUT= 1.5A, VIN = VVCC 1.5 1.7 V
ICL Current Limit VOUT = 80% x VOUT (NOM) 2 3 4 A
ISHORT Short-Circuit Current VOUT < 0.2V 0.6 1 A
IVCC Bias Pin Current 1 2 mA
Shutdown Supply
ISHDN VEN≤0.4V 1 50 µA
Current (IGND)
IFB Feedback Pin Current –1 0.1 1 µA
1KHz, IOUT= 1A,
60
Power-Supply Rejection VIN= 1.8V, VOUT= 1.5V
dB
(VIN to VOUT) 300KHz, IOUT =1A,
30
VIN= 1.8V, VOUT =1.5V
PSRR
1KHz, IOUT = 1A,
50
Power-SupplyRejection VIN= 1.8V, VOUT =1.5V
dB
(VVCC to VOUT) 300KHz, IOUT = 1A,
30
VIN= 1.8V, VOUT =1.5V
TST Startup Time RLOAD for IOUT = 1.0A, CSS = open 100 µS
Soft-Start Charging
ISS VSS= 0.4V 440 nA
Current
VEN, HI Enable Input High Level 1.1 5.5 V
VEN, LO Enable Input Low Level 0 0.4 V
VEN, HYS Enable Pin Hysteresis 50 mV
IEN Enable Pin Current VEN= 5V 0.1 1 µA
VPG, TH PG Trip Threshold VOUT decreasing 85 90 94 %VOUT
VPG, HYS PG Trip Hysteresis 3 %VOUT
VPG, LO PG Output Low Voltage IPG= 1mA (sinking), VOUT<VPG, TH 0.3 V
IPG, LKG PG Leakage Current VPG= 5.25V, VOUT>VPG, TH 0.1 1 µA
Thermal Shutdown Shutdown, temperature increasing +150
TSD ºC
Temperature Reset, temperature decreasing +130
Thermal Resistance DFN3030-10 (Note 10) 38 o
θJA C/W
Junction-to-Ambient SOP-8L-EP (Note 11) 30
Notes: 7. VVCC should be higher or equal to VIN in this chip.
8. Tested at 0.8V; resistor tolerance is not taken into account.
9. Dropout is defined as the voltage from VIN to VOUT when VOUT is 3% below nominal.
10. Test condition for DFN3030-10: Device mounted on FR-4 substrate (2s2p), 2"*2" PCB, with 2oz copper trace thickness and large pad pattern.
11. Test condition for SOP-8L-EP: Device mounted on FR-4 substrate (2s2p), 2"*2" PCB, with 2oz copper trace thickness and large pad pattern.
0.4
0.15
0.3
0.10 o o
o o 0.2 25 C 125 C
change in Vout(%)
25 C 125 C
0.05 0.1
Vout(V)
0.00 0.0
-0.1
-0.05 o
-40 C
-0.2 o
-40 C
-0.10
-0.3
-0.15 -0.4
-0.20 -0.5
0.0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0
Vin-Vout(V) Vvcc-Vout(V)
Figure 3 Figure 4
0.6
o
125 C
0.4
Change Vout(%)
0.2
0.0
-0.2
-0.4
o
-0.6 -40 C
-0.8
-1.0
50 200 350 500 650 800 950 1100 1250 1400 1500
Iout(mA)
Figure 5 Figure 6
180
VDropout(Vin-Vout)(V)
o 220
25 C
160 200 o
180
25 C
140 o
125 C
160
120 o
140 -40 C
100
120
80 100
80
Iout=1.5A
60
o 60
40 -40 C
40
20
20
0 0
0.0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1.0 1.1 1.2 1.3 1.4 1.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5
Iout(mA) Vvcc-Vout(V)
Figure 7 Figure 8
180
1800
Iout=0.5A
160
VDropout(Vvcc-Vout)(mV)
VDropout(Vin-Vout)(mV)
140 1600
o
125 C
120
o 1400
25 C o
100 125 C o
-40 C
1200
80
o
60 1000 25 C
40
800
20 o
-40 C
0 600
1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 0.00 0.25 0.50 0.75 1.00 1.25 1.50
Vvcc-Vout Iout(A)
Figure 9 Figure 10
80
80
Power Supply Rejection Ratio(dB)
Io=0.1A
Power Supply Rejection Ratio(dB)
70 70
Io=0.1A
60 60
50 Io=1.5A
50
40 40
Vin=1.8V Vin=1.8V
30 30
Vout=1.2V Vout=1.2V
20 Vvcc=5V Vvcc=5V
20 Io=1.5A
Css=1nF Css=1nF
10 10
0 0
10 100 1000 10000 100000 500000 10 100 1000 10000 100000 1000000 1E7
Frequency(Hz) Frequency(Hz)
Figure 11 Figure 12
80 Vout=1.2V 0.7
Iout=1.5A
70 1KHz
Css=1nF 0.6
60
10KHz 0.5
50
100KHz 0.4
40
0.3
30
500KHz 0.2
20
10 0.1
0 0.0
0.00 0.25 0.50 0.75 1.00 1.25 1.50 1.75 2.00 2.25 2.50 0 2 4 6 8 10 12
Vin-Vout(V) PG Current(mA)
Figure 13 Figure 14
Figure 15 Figure 16
Figure 17 Figure 18
1.8 1.8
1.6 1.6
o o
25 C 125 C o o
1.4 1.4 25 C 125 C
1.2
Ivcc(mA)
1.2
Ivcc(mA)
1.0 1.0
0.8 0.8
0.6 0.6 o
o -40 C
-40 C
0.4 0.4
0.2 0.2
0.0 0.0
0.0 0.2 0.4 0.6 0.8 1.0 1.2 1.4 1.6 2.0 2.4 2.8 3.2 3.6 4.0 4.4 4.8 5.2 5.6
Iout(A) Vvcc(V)
Figure 19 Figure 20
1.20
Vout=1.2V
Quiescent Current(IGND) (mA)
1.15 Io=0A
Quiescent Current(mA)
1.25
1.10 Io=1.5A
Vin=2.5V
1.05
1.00 1.00
0.95
0.90 Vin=1.8V
Vin=1.8V 0.75 Vout=1.2V
0.85 Io=0.5A
0.80
0.75 0.50
0.00 0.25 0.50 0.75 1.00 1.25 1.50 2.50 2.75 3.00 3.25 3.50
Iout(A) Vvcc(V)
Figure 21 Figure 22
2.9
Vvcc=5V 2.8
Quiescent Current(mA)
1.25
2.7
Current limit(A)
2.6
o o
25 C -40 C
1.00 2.5
2.1
0.50 2.0
-50 -25 0 25 50 75 100 125 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0
o Vvcc-Vout(V)
Temperature( C)
Figure 23 Figure 24
SOFT-START CHARGING
CURRENT (I SS) vs. TEMPERATURE POWER-UP/POWER-DOWN
500
475
450
425
Iss(nA)
400
375
350
325
300
-50 -25 0 25 50 75 100 125
o
Temperature( C)
Figure 25 Figure 26
Application Note
BIAS VOLTAGE VVCC DROPOUT VOLTAGE
The AP7173 is a low VIN, low dropout regulator that uses an The very low dropout makes the AP7173 well suited for
NMOS pass FET. The VCC pin must be connected to a DC high-current, low VIN/low VOUT applications. To achieve the
bias supply VVCC for the internal control circuitry and the gate specified low-dropout performance for such applications, the
drive of the pass FET to function properly and to obtain low VCC pin should be connected to a separate supply of at least
dropout. The VVCC needs to be equal to or higher than the VIN 3.25V higher than VOUT. Figure 28 shows an application circuit
and in the range of 2.7V-5.5V. Figure 27 illustrates the typical where VVCC is 5V and VOUT is 1.2V.
application circuit for the AP7173.
VIN
VCC IN
IN OUT R1 C2
IOUT (1.5A)
PG FB + VOUT (1.2V)
C1
+5V AP7173 R2 _
VCC SS Vref OUT
R1
EN GND C2
C3
CSS
FB
AP7173 R2
With an external voltage divider, the AP7173 can provide For applications where low dropout is not required or a separate
output voltage from 0.8V to 3.3V. R1 and R2 can be calculated VVCC supply is not available, the IN and VCC pins can be tied
for any output voltage using the following equation, where together. In this situation, a voltage difference of at least 1.7V
VREF=0.8 is the AP7173’s internal reference voltage. Refer to between the VVCC and VOUT has to be maintained for the VVCC to
Table 1 for resistor combinations for commonly used output provide enough gate drive to the pass FET. Therefore, the VOUT
voltages. For maximum voltage accuracy, R2 should be ≤ 5kΩ. needs to be 1.7V or more below VIN, as shown in Figure 29.
ENABLE/SHUTDOWN
For more effective protection against short-circuit failure, the
The EN pin can be used with standard digital signals or AP7173 also includes a short-circuit foldback mechanism that
relatively slow-ramping analog signals. Pulling the VEN below lowers the current limit to a typical value of 1.0A when the VFB
0.4V turns the regulator off, while driving the VEN above 1.1V drops to below 0.2V.
turns the regulator on. Figure 30 shows an example where an
RC circuit is used to delay start the AP7173.
THERMAL PROTECTION
If not used, the EN pin can be connected to the VCC or IN pin
when the VIN is greater than 1.1V, as long as good decoupling Thermal shutdown limits the AP7173 junction temperature and
measures are taken for the EN pin. protects the device from damage as a result of overheating.
Thermal protection turns off the VOUT when the AP7173’s
R3 VOUT
junction temperature rises to approximately +150°C, allowing it
to cool down. When the junction temperature drops to
VIN
OUT
approximately +130°C, the output is re-enabled. Therefore, the
IN R1 C2
thermal protection circuit may cycle on and off at a rate
C1 PG FB dependent on the power dissipation, thermal resistance, and
VVCC AP7173 R2 ambient temperature.
VCC SS
R4
EN GND
C3
CSS POWER DISSIPATION
C5
Thermal shutdown is intented to protect the AP7173 against
abnormal overheating. For normal operation, excessive power
Figure 30. Delayed Start Using an RC Circuit dissipation should be avoided and good heatsinking should be
to Enable AP7173 provided. Power dissipation in the device is the product of the
device dropout voltage and the load current,
Marking Information
(1) DFN3030-10
( Top View )
XX : BA : AP7173
XX Y : Year 0~9
YMX M : Month A~L
X : A~Z : Green
(2) SOP-8L-EP
( Top View )
8 5
Logo Internal code
G : Green
Part No . AP 7173
E : SOP-8L-EP
YY WW X X E
Xth week : 01~ 52
Year : "07" = 2007
1 4 "08" = 2008
~
(1) DFN3030-10
TOP MARK
0.15Typ.
0.10 C
0.57/0.60
0.08 C
0/0.05 Seating Plane
Side View
0.25 A C
2X-
B 2.9/3.1 A
2.3/2.5
R0
.30
0
(Pin #1 ID)
2.9/3.1
1.5/1.7
0.25/0.55
2X- 0.25 B
0.375Typ. 0.50Typ. 0.2/0.3 0.10 C A B
Bottom View
(2) SOP-8L-EP
Detail "A"
Exposed pad
7°~9°
3.70/4.10
3.70/4.10
5.79/6.20
2.4Ref.
45°
0.35max.
7°~9° 1 0.20typ 1
3.3Ref.
1.30/1.50
Bottom View
1.75max.
1.27typ 0.3/0.5
0.254
0.08/0.25
6x-1.27
8x-1.55
Taping Orientation
Notes: 12. The taping orientation of the other package type can be found on our website at http://www.diodes.com/datasheets/ap02007.pdf
IMPORTANT NOTICE
Diodes Incorporated and its subsidiaries reserve the right to make modifications, enhancements, improvements, corrections or other changes without further
notice to any product herein. Diodes Incorporated does not assume any liability arising out of the application or use of any product described herein; neither
does it convey any license under its patent rights, nor the rights of others. The user of products in such applications shall assume all risks of such use and will
agree to hold Diodes Incorporated and all the companies whose products are represented on our website, harmless against all damages.
LIFE SUPPORT
Diodes Incorporated products are not authorized for use as critical components in life support devices or systems without the expressed written approval of the
President of Diodes Incorporated.