You are on page 1of 39

POWER ELECTRONICS Revision: 3.

PSSE PV INVERTER AND POWER


PLANT CONTROLLER MODELS
BASED ON GEPV MODELS

PowerElectronics
November, 2015

Revision Table
Version Date Author Revised by Approved by

3.0 Nov 2015 Antonio


Jiménez

PAGE 1 of 39
November, 2015
POWER ELECTRONICS Revision: 3.0

Revision History
Revision Date Author Log
3.0 Nov 2015 Antonio Created
Jiménez

PAGE 2 of 39
November, 2015
POWER ELECTRONICS Revision: 3.0

Table of contents
1 ABSTRACT .............................................................................................................. 4
2 GEPVG/GEPVE MODEL OVERVIEW .................................................................. 5
3 INVERTER MODEL ................................................................................................ 6
3.1 LOAD FLOW PARAMETERIZATION........................................................... 6
3.2 DYNAMIC MODEL ......................................................................................... 6
3.2.1 Converter Model ......................................................................................... 7
3.2.2 Control Model ............................................................................................ 9
3.2.3 Creation of references ............................................................................... 14
3.2.4 Protections ................................................................................................ 15
4 POWER PLANT CONTROLLER (PPC) MODEL ............................................... 16
5 MAIN PARAMETERS ........................................................................................... 20
6 TEST BENCH ......................................................................................................... 23
6.1 Test bench overview ........................................................................................ 23
6.2 TEST 0: INITIALIZATION ............................................................................ 25
6.3 TEST 1: INVERTER POWER COMMANDS ............................................... 26
6.4 TEST 2: PPC FREQUENCY CONTROL ....................................................... 28
6.5 TEST 3: PPC VOLTAGE CONTROL ............................................................ 31
6.6 TEST 4: PPC POI Q CONTROL .................................................................... 33
6.7 TEST 5: PPC POI PF CONTROL ................................................................... 35
6.8 TEST 6: FREQUENCY + VOLTAGE CONTROL ........................................ 37
7 ATTACHED FILES................................................................................................ 39

PAGE 3 of 39
November, 2015
POWER ELECTRONICS Revision: 3.0

1 ABSTRACT
The present report has the following main objectives:
 Explain how to use the inverter models based on GEPVG/GEPVE: Descriptions, diagram
blocks, parameterization, etc…
 Explain how to use the implemented PPC: Diagram blocks, descriptions,
parameterization, interconnection with GEPVE control model, etc…

¡An aggregated machine of the photovoltaic field is required in order to introduce the
implemented PPC! (1 aggregated inverter/PPC)

PAGE 4 of 39
November, 2015
POWER ELECTRONICS Revision: 3.0

2 GEPVG/GEPVE MODEL OVERVIEW


The present report explains the Power Electronics’ solar inverter model in PSS/E. The
model represents a solar plant with a dedicated feeder to the grid interconnection. Two
device models, a converter model and a control model, are used to construct a PV
inverter model.

The converter model injects real and reactive current into the network in response to
control commands and represents low and high voltage protective functions. The real
power signals are initialized to the generator output in the power flow.

The control model also includes:

 Plant Controller functions: closed loop voltage regulation system (VRS) and reactive
power control.
 Electrical Controller functions: reactive current regulation, active current regulation
and converter current limit.

The plant controller functions implemented within the control model (GEPVE) are not
usually used in the PE models and should be deactivated.

Figure below shows a GEPVG/E model overview

Figure 1. GEPVG/GEPVE Model Overview

PAGE 5 of 39
November, 2015
POWER ELECTRONICS Revision: 3.0

3 INVERTER MODEL
3.1 LOAD FLOW PARAMETERIZATION
At Load Flow stage, the PV inverter is modeled as a conventional generator connected
to a 400V bus (no dynamic model is needed) using a transformer. The power (MVA) of
this generator must be equal to the device ratings.

The next table shows ratings for an inverter of 1.32MVA with a power factor range
until 0.8 lead – 0.8 lag.

Nameplate power rating 1,056 MW


Generator Rating 1,32 MVA
Pmax 1,056 MW
Pmin 0 MW
Qmax 0,79 MVAr
Qmin -0,79 MVAr
Terminal Voltage 400 V

The inverter will prioritize real power production over reactive power production to
ensure the overall inverter current limits are respected.

In case of using a different inverter model, previous table must be filled with
corresponding values obtained from Power Electronics Freesun HE inverter datasheet.

3.2 DYNAMIC MODEL


The presented dynamic model of the solar plant consists in the next three parts:

 Converter model [GEPVG]: It injects active and reactive current into the grid in
response to control commands, as power signals that initially have the corresponding
values from the power flow.
 Control model [GEPVE]: It sends active and reactive power commands to the converter
model. Its main function is the reactive power control which can be referenced from a
voltage regulation (VRS), from power factor control or directly reactive power
command.
 Protections: under/over voltage protections and under/over frequency protections.

PAGE 6 of 39
November, 2015
POWER ELECTRONICS Revision: 3.0

3.2.1 Converter Model


This model is the equivalent of the inverter and provides the interface between the solar
plant and the grid. It consists in a controlled-current source governed by active and
reactive current commands from the control model.

The Low Voltage Power Logic (LVPL) reduces the systems stress during and
immediately following sustained faults by limiting the real current command with both
a cap and a ramp rate limit. When the voltage falls below the first and second limit
(VLVPL3 and VLVPL2), a calculated cap for the real power is applied, being zero if
the voltage keeps falling under the third limit (VLVPL1). In case of voltage recovery,
this means voltage over the first limit, the cap is substituted by a ramp rate limit (ramp
up) achieving the normal working.

The Low Voltage Active Current Management is the function that calculates the
previous mentioned cap to apply to the LVPL block.

The High Voltage Reactive Current Management suppresses reactive current injection
when the terminal voltage rises excessively.

Figure 2. GEPVG Model – Converter Model

PAGE 7 of 39
November, 2015
POWER ELECTRONICS Revision: 3.0

CONVERTER MODEL (GEPVG) PARAMETERIZATION

Converter model: GEPVG in “Generator”

GEPVG

This model is located in the bus of the system #_______ IBUS,


Machine identifier #_______ ID,
This model uses CONs from #_______ J,
This model uses STSTEs from #_______ K,
This model uses VARs from #_______ L,
This model uses ICONs from #_______ M,

CONs # VALUE DESCRIPTION


J [*] PRATE, rated power, MVA
J+1 1,00 Xeq-equivalent reactance for current injection
J+2 2,00 VHVRCR2 – voltage limit for reactive current injection
J+3 1,00 CURHVRCR2 – Ireactive limit at VHVRCR2
J+4 1,00 Rlp_LVPL-Rate of active current change
J+5 0,02 T_LVPL-Voltage sensor for LVPL
st
J+6 0,70 LVPL 1 voltage point
st
J+7 0,00 LVPL 1 power point
nd
J+8 0,80 LVPL 2 voltage point
nd
J+9 0,50 LVPL 2 power point
nd
J+10 0,85 LVPL 3 voltage point
nd
J+11 1,00 LVPL 3 power point
J+12 0,00 XLVPL Impedance for Changing IQCMD to Voltage
Signal

VARs # DESCRIPTION
L Active component of the injected current, pu
L+1 Reactive component of the injected current, pu
L+2 Vterm magnitude on previous iteration
L+3 Vterm angle on previous iteration
L+4 Overvoltage correction factor

ICONs # VALUE DESCRIPTION


I 0 Memory
I+1 0 Memory for Zero Power Initialization

IBUS ‘USRMDL’ ID ‘GEPVG’ 1 1 2 13 3 5 ICON (I) to ICON (I+1) CON (J) to


CON (J+12) /

[*] The rated power [MVA] of the machine must be set in CON(J)

PAGE 8 of 39
November, 2015
POWER ELECTRONICS Revision: 3.0

3.2.2 Control Model


This model sends the commands (active and reactive) to the converter model.

Electrical control

This part consists basically in the regulation of the active and reactive powers (from the
reference provided from the active power command and the reactive power control).

Besides, it includes a converter current limit whose objective is to prevent the


combination of the real and reactive currents from exceeding the converter capability.
Depending upon the value of a user-specified flag (PQFLG), either real or reactive
power has priority (notice that the limits applied in the LoadFlow stage are not applied
during the dynamic simulation).

The reactive power part of the voltage dip response (LVRT) is carried out in the
reactive power branch when comparing the reactive signal converted to voltage with
Eterm. This generates a value to be canceled by the integrator KVI which leads to
remain delivering the maximum amount of reactive current. On the other hand, due to
(in case of voltage dip) the terminal voltage is under the lowest limit of the LVPL
(VLVPL1, at the converter model), the active power is limited to zero by the Low
Voltage Active Current Logic. At this point, when voltage increases back over the
highest limit of the LVPL (VLVPL3) a ramp rate limit (ramp up) is applied for the
active power recovering.

The previous mentioned ramp up is adjustable by varying the parameter “RIp_LVPL,


Rate of active current change” of the converter model. This parameter is the inverted
value of the desired time (in seconds) for the ramp up process so if, for example, this
desired value is 10 minutes, the input value for this parameter would be 1,667e-3
(=1/(10*60)).

PAGE 9 of 39
November, 2015
POWER ELECTRONICS Revision: 3.0

Figure 3. GEPVE Model – Control Model

Figure 4. GEPVE Model – Reactive Power Control

PAGE 10 of 39
November, 2015
POWER ELECTRONICS Revision: 3.0

Figure 5. GEPVE Model - Converter current Limits

PAGE 11 of 39
November, 2015
POWER ELECTRONICS Revision: 3.0

CONVERTER MODEL (GEPVE) PARAMETERIZATION

Control model: GEPVE in “Electrical”

GEPVE

This model is located in the bus of the system #_______ IBUS,


Machine identifier #_______ ID,
This model uses CONs from #_______ J,
This model uses STSTEs from #_______ K,
This model uses VARs from #_______ L,
This model uses ICONs from #_______ M,

CONs # VALUE DESCRIPTION


J 0,00 [*] Tfv – V-regulator filter
J+1 60,0 [*] Kpv – V-regulator proportional gain
J+2 1,00 [*] Kiv – V-regulator integrator gain
J+3 0,00 Rc – line drop compensation resistance
J+4 0,00 Xc – line drop compensation reactance
J+5 0,436 [*] QMX – V-regulator max limit
J+6 -0,436 [*] QMN – V-regulator min limit
J+7 0,80 IPMAX – Max active current limit
J+8 0,02 [*] TRV – V-sensor
J+9 0,03 [**] KQi – MVAR/Volt gain
J+10 0,80 VMINCL
J+11 1,20 VMAXCL
J+12 480,00 [**] KVi – Volt/MVAr gain
J+13 -0,436 XlQmin – min. limit for Eq’cmd
J+14 0,436 XlQmax – max. limit for Eq’cmd
J+15 0,00 [*] Tv – Lag time constant in WindVar controller
J+16 0,02 [*] Tp – Pelec filter in fast PF controller
J+17 1,00 [*] Fn - A portion of on-line PV converters
J+18 1,20 ImaxTD - Converter current limit
J+19 1,00 Iphl - Hard active current limit
J+20 0,60 Iqhl - Hard reactive current limit
J+21 5,00 [*] TIpqd - Reactive droop time constant
J+22 0,00 [*] Kqd - Reactive droop gain
J+23 0,00 [*] Xqd - Reactive droop Synthesizing Impedance
J+23 0,10 [*] Vermx - Reactive power control maximum error signal
J+25 -0,10 [*] Vermn - Reactive power control minimum error signal
J+26 0,84 [*] Vfrz - Reactive power control freeze voltage

VARs # DESCRIPTION
L Remote bus reference voltage
L+1 Q ref. if PFAFLG=0 & VARFLG=0
L+2 PF angle ref. if PFAFLG=1
L+3 Branch MW for Qdroop
L+4 Branch MVAr for Qdroop
L+5 Branch MVA for Qdroop
L+6 Auxiliary test signal

PAGE 12 of 39
November, 2015
POWER ELECTRONICS Revision: 3.0

L+7 Porder

ICONs # VALUE DESCRIPTION


M Remote bus # for voltage control
M+1 Memory (used by PSS/E) - not to be changed by user
M+2 0 PFAFLG: =1 if PF fast control enabled
M+3 0 VARFLG: =1 if Qord is provided by Plant Controller
M+4 1 PQFLAG: =1 for P priority, =0 for Q priority
M+5 0 Qdroop Line Branch Bus 1
M+6 0 Qdroop Line Branch Bus 2
M+7 0 Qdroop Line Branch ID

IBUS ‘USRMDL’ ID ‘GEPVE’ 4 0 8 27 8 8 ICON (I) to ICON (I+7) CON (J) to


CON (J+26) /

[*] These parameters are not used if VARFLAG and PFAFLAG are set to 0
(recommended values).

[**] These values can change depending on the plant characteristics.

PAGE 13 of 39
November, 2015
POWER ELECTRONICS Revision: 3.0

3.2.3 Creation of references

INVERTER ACTIVE POWER COMMAND

The active power reference is provided initially by the power flow although it can be
changed later by mean of introducing the command as a variable in the Control model
(GEPVG VAR[L+7]).

INVERTER REACTIVE POWER COMMAND

In order to introduce reactive power commands to the GEPVE model, PFAFLG and
VARFLAG must be set to 0.

If the interconnection with the PowerElectronics PPC is required, the VARFLG and
PFAFLG of the GEPVE model must be set to 0 since the PPC use VAR(L+7) and
VAR(L+1) of the GEPVE model in order to introduce the desired commands.

PAGE 14 of 39
November, 2015
POWER ELECTRONICS Revision: 3.0

3.2.4 Protections
The real inverter has the following protections:
 Over voltage:
o FAST: it protects against large over voltage events with an instant trip.
o SLOW: it protects against small over voltage events retarding the trip a relatively
long time.
 Under voltage: It consists in a limit for the voltage dip response time approaching to any
required voltage dip profile according to the number of arranged protections, this means,
the more protections, the more accurate will be the approximation to the profile.
 Over frequency
o FAST: it protects against large over frequency events with an instant trip.
o SLOW: it protects against small over frequency events retarding the trip a
relatively long time.
 Under frequency
o FAST: it protects against large under frequency events with an instant trip.
o SLOW: it protects against small under frequency events retarding the trip a
relatively long time.

All the protections are adjustable in the real inverter and can be set in the model by
using VTGDCAT (voltage) and FRQDCAT (frequency) psse protection models
(Dynamics data  Other Models  Miscellaneous).

A common aspect of all protections is the response time composition: the “Relay pickup
time” is the delay time the device retards the trip once the fault has been detected, while
the “Breaker time” is the time that the circuit breaker takes to open, so an “instant trip”
is consider with 0,0 seconds Relay pickup time and the standard Breaker time (0,1
seconds).

The Under Voltage protections, as it was mentioned previously, are set to define the
voltage dip profile so that, the more protections, the more accurate will be the
approximation to this profile.

Over Voltage example:


CONs # Value Description
J 0,00 FL, Lower voltage Threshold (pu)
J+1 1,15 FU, Upper voltage Threshold (pu)
J+2 3,00 TP, Relay pickup time (sec.)
J+3 0,10 TB, Breaker time (sec.)

Furthermore, for every protection, “model ICONS” must be filled accordingly to bus
numbers and machine ID used in the simulation performed. See an example below:

ICONs # Value Description


M External Bus number
M+1 Generator Bus number
M+2 Machine ID

PAGE 15 of 39
November, 2015
POWER ELECTRONICS Revision: 3.0

4 POWER PLANT CONTROLLER (PPC) MODEL


The Power Electronics “Power Plant Controller” is the device required to control
several magnitudes at POI (Point Of Interconnection).
The implemented model has the following functionalities:
 POI Voltage Control (VCTRL): This control tries to help the grid to control the voltage at
POI by injecting reactive power (capacitive => ↑VPOI, inductive => ↓VPOI).
 POI Reactive Power Control (QCTRL): A close loop control of the reactive power at POI
(it has no dependence with the measured active power at POI).
 POI Power Factor Control (PFCTRL): A close loop control of the measured power factor.
 POI Frequency Control (FCTRL): This control helps the grid to attenuate frequency
oscillations at POI.

PAGE 16 of 39
November, 2015
POWER ELECTRONICS Revision: 3.0

CON(J+7) CON(J+3)
INVERTER 0 CON(J+17)
QMX VAR(L+1)

VREF [p.u.] CON(J+5) QCMD [p.u.] INVERTER


CON(J+4)
Vemx Kp_vc
CON(J+19)
+ QCMD [p.u.]
VMEAS [p.u.] - + + 1
1/(1+sTV) QMN VAR(CON(J+1))
VAR(L+3)
+ 0 CON(J+18)
- + ICON(I+5)
CON(J+23) CON(J+16) CON(J+9) Vemn Ki_vc/s
QMEAS CON(J+6) 1-2
1/(1+sTdroop) 1/Prate KDROOP CON(J+8)
VAR(L+2)
[MVAr]
ICON(I+6)
CON(J+12) Qlf [p.u.]
CON(J+11) CON(J+10) ICON(I+6)

P.F CMD POI 1 Kp_q


cos-1 tan + +
Q CMD +
PMEAS [MW] 2
CON(J+13)
1/Prate - +
VAR(L+6) Ki_q/s

CON(J+20) CON(J+16)
QMEAS [MVAr]
1/(1+sTQ) 1/Prate Inverter QCMD Calculation
VAR(L+7)

1-PREF ICON(I+4)
Δf [p.u.] + INVERTER VAR(L)
1/(1+sTF) Kf-p 1/(1+sTP) CON(J+2)
0
VAR(L+5)
PCMD [p.u.] INVERTER
CON(J+21) CON(J+15) -PREF + CON(J+22)
1
PCMD [p.u.]
VAR(CON(J))

PREF [p.u.]
CON(J+14) Inverter PCMD Calculation
Figure 6. PE_PPC Diagram Block

PAGE 17 of 39
November, 2015
POWER ELECTRONICS Revision: 3.0

PPC MODEL PARAMETERIZATION

PE_PPC

This model is located in the bus of the system #_______ IBUS,


Machine identifier #_______ ID,
This model uses CONs from #_______ J,
This model uses STSTEs from #_______ K,
This model uses VARs from #_______ L,
This model uses ICONs from #_______ M,

CONs # VALUE DESCRIPTION


J [*] GEPVE VAR(L+7) global array location
J+1 [*] GEPVE VAR(L+1) global array location
J+2 [**] Pcmd [p.u.], if PPC frequency ctrl disabled
J+3 [**] Qcmd [p.u.], if PPC Q ctrl disabled
J+4 [**] Vref [p.u.], if Vctrl enabled
J+5 0,10 Vemx, maximum error in Vctrl
J+6 -0,10 Vemn, minimum error in Vctrl
J+7 10,00 Kp_vc, proportional gain in Vctrl
J+8 10,00 Ki_vc, integral gain in Vctrl
J+9 0,00 Kdroop, gain for droop control in Vctrl
J+10 [**] Qcmd [p.u.], if Qctrl enabled
J+11 [**] PFcmd, if PFctrl enabled
J+12 1,00 Kp_q, proportional gain in Qctrl&PFctrl
J+13 1,00 Ki_q, integral gain in Qctrl&PFctrl
J+14 [**] Pref [p.u.], active power command if fctrl enabled
J+15 20,00 Kf_p, frequency ctrl gain
J+16 21,1 Prate [MVA], inverter rated power [= GEPVG CON(J)]
J+17 0,436 Qmx [p.u.], inverter maximum Q command
J+18 -0,436 Qmn [p.u.]: inverter minimum Q command
J+19 0,02 Tv [s], delay in voltage measurement
J+20 0,02 Tq [s], delay in reactive power measurement
J+21 0,02 Tf [s], delay in frequency deviation measurement
J+22 0,02 Tp [s], delay in frequency active power command
J+23 1,00 Tdroop [s], Qdroop delay in Vctrl

VARs # DESCRIPTION
L Inverter P command [p.u.] (DEBUG)
L+1 Inverter Q command [p.u.] (DEBUG)
L+2 Inverter Q command initialization [p.u.]
L+3 Measured Voltage at POI [p.u.]
L+4 Measured Voltage Angle at POI [Degrees]
L+5 Frequency Deviation at POI [p.u.]
L+6 Active Power at POI [MW] (flow1)
L+7 Reactive Power at POI [MVAr] (flow1)
L+8 Apparent Power at POI [MVA] (flow1)

PAGE 18 of 39
November, 2015
POWER ELECTRONICS Revision: 3.0

ICONs # VALUE DESCRIPTION


M 1100 Inverter bus number
M+1 1110 Bus number, POI branch (From)
M+2 1100 POI Bus number, POI branch (To)
M+3 -1 POI branch identifier [Default value = -1]
M+4 1 PPC frequency ctrl E/D: 0 = Disabled, 1=Enabled
M+5 1 PPC Q ctrl E/D: 0 = Disabled, 1=Enabled
M+6 0 Q ctrl mode: 0 = V ctrl, 1= Q ctrl, 2= PF ctrl

STATEs # DESCRIPTION
K Delay in POI voltage measurement
K+1 Voltage PI controller
K+2 Delay P command
K+3 Delay frequency measurement
K+4 Q PI controller
K+5 Delay in POI Q measurement
K+6 Delay Qmeas in Qdroop

IBUS ‘USRMDL’ ID ‘PE_PPC’ 5 0 7 24 7 9 ICON (M) to ICON (M+6) CON (J) to


CON (J+23) /

[*] These parameters must be obtained for each plant and are the array locations of the
VAR(L+7) and VAR(L+1) in GEPVE model (see test-bench example).

[**] Parameters computed during initialization. No matter the value in the .dyr.

THE USER ONLY SHOULD SET THE DESIRED VALUES USING THE CONs.
DO NOT CHANGE THE VARs.

PAGE 19 of 39
November, 2015
POWER ELECTRONICS Revision: 3.0

5 MAIN PARAMETERS
Figure below shows an overview of the models within the .dyr file:

Figure 7. .dyr model overview

The main parameters that should be modified by the user are as follows:

GEPVG (Converter Model)

 CON(J): The user must set the inverter rated power [MVA] in CON(J) of the GEPVG
model.

Figure 8. GEPVG CON(J) parameterization

GEPVE (Control Model)

 ICON(M+2): if the PPC interconnection is desired, PFAFLG must be set to 0.


 ICON(M+3): if the PPC interconnection is desired ,VARFLG must be set to 0.
 CON(J+9): The KQi value could change depending on the plant impedance.
 CON(J+12): The KVi value could change depending on the plant impedance.

*the inverter current limits should be set in this model.

PE_PPC (PowerElectronics Power Plant Controller)


 ICON(M): The user must include the machine bus number (notice that this value will
change the POI bus number during initialization procedure).
 ICON(M+1), ICON(M+2) & ICON(M+3): These ICONs completely define the POI.
o ICON(M+1) and ICON(M+2) define the POI branch considered in order to
obtain the power measurements (Form ICON(M+1), To ICON(M+2)).
o The POI bus must be set in ICON(M+2)
o ICON(M+3) must contain the POI branch identifier (it should be set to -1 if all
the parallel lines between the buses are considered as POI).
 ICON(M+4), ICON(M+5) & ICON(M+6): These ICONs define the PPC operation mode.

PAGE 20 of 39
November, 2015
POWER ELECTRONICS Revision: 3.0

oIf ICON(M+4) is set to 0, the PPC frequency control will be disabled and the
user can set the desired PCMD in CON(J+2). Otherwise (ICON(M+4)=1), the
inverter P command will be interconnected with the frequency control.
o If ICON(M+5) is set to 0, the PPC POI voltage, Q and PF control will be disabled
and the user can set the desired QCMD in CON(J+3). Otherwise (ICON(M+5)=1),
the inverter Q command will be interconnected with the PPC POI voltage, Q or
PF control depending on the ICON(M+6) value.
o ICON(M+6) allow the user to choose the desired POI control:
 ICON(M+6) = 0  POI voltage control
 ICON(M+6) = 1  POI Q control
 ICON(M+6) = 2  POI P.F control
 CON(M+7), CON(M+8), CON(J+12), CON(J+13): The Kp_vc and Ki_vc could change
depending on the plant impedance.
 CON(J+16): The user must set the inverter Prate (=CON(J) GEPVE).
 CON(J) & CON(J+1): These are the most important CONs of the model and have
been used in order to interconnect the PPC with the GEPVE model.
These CONs must contain the global array locations of the GEPVE VAR(L+7) (CON(J))
and GEPVE VAR(L+1) (CON(J+1)). These values could change depending on the .dyr
used, and these can be obtained as follows:
 Open PSSe  Open .sld, .raw, .sav, etc…  Open the desired .dyr
 Dynamics  List  Model Storage Locations  All models  Go
 The report (MLST) will be as follows (it will depend on the .dyr):
¡

In the example, the GEPVE model has 8 VARs (occupying positions between 6
and 13). Then, the VAR(L+1) global array location will be VAR(7) and the
VAR(L+7) global array location will be VAR(13).

Notice that if the .dyr file change (some models are included or deleted), the
global array locations of the GEPVE could change and this step should be
repeated.

PAGE 21 of 39
November, 2015
POWER ELECTRONICS Revision: 3.0

Warning
The following CONs are set during initialization (these values are dependents on
the load flow conditions). No matter the value within the .dyr file:
CON(J+2), CON(J+3), CON(J+4), CON(J+10), CON(J+11), CON(J+14)

PAGE 22 of 39
November, 2015
POWER ELECTRONICS Revision: 3.0

6 TEST BENCH
6.1 Test bench overview
This report includes several tests in order to show the successful response of the inverter
and PPC models.

The test bench (figure below) consists in one generator (bus 2) against the inverter (bus
1111). A typical 6% transformer has been included in order to simulate the real
behavior of the inverter in a real system.

Figure 9. Test bench overview

The “Network” features are as follows:

 Buses:

BUS BUS TYPE

#2 Swing bus

#1100 Non-generator (This bus has been considered as POI)

#1110 Non-generator

#1111 Generator bus

PAGE 23 of 39
November, 2015
POWER ELECTRONICS Revision: 3.0

 Branches:

Branch ID From Bus # To Bus # R [p.u.] X [p.u.]

1 2 1100 0,05 1,3

2 2 1100 0,05 1,3

1 1100 1110 0,018591 0,005576

 Transformer:

Transformer ID From Bus # To Bus # R [p.u.] X [p.u.]

1 1110 1111 0,00 0,06

 Load:

Load ID Bus # Pload (MW) Qload(Mvar) IPload (MW) IQload (Mvar)

1 2 0,00 0,00 100,00 0,00

The dynamic model of the generator is GENCLS with the following parameters:

CONs # Value Description


J 1,00 Inertia H
J+1 0,00 Damping constant D

All the results have been obtained with the attached files.

PAGE 24 of 39
November, 2015
POWER ELECTRONICS Revision: 3.0

6.2 TEST 0: INITIALIZATION


The model initializes depending on the load flow values.
P = 0.8 [p.u.], Q = 0.2 [p.u.]

Figure 10. Initialization, example 1

P = 0.5 [p.u.], Q = 0.1 [p.u.]

Figure 11. Initialization, example 2

PAGE 25 of 39
November, 2015
POWER ELECTRONICS Revision: 3.0

6.3 TEST 1: INVERTER POWER COMMANDS


In order to introduce inverter power commands (without POI frequency control, POI
voltage control, POI Q control and POI PF control), the ICON(M+4) and ICON(M+5)
must be set to 0:

Figure 12. Inverter power commands ICON parameterization

INVERTER ACTIVE POWER COMMANDS


Time [s] Command [p.u.] Machine output [MW]
(CON[J+2] PE PPC)
[00, 10] 0.8 16.9
[10, 20] 1.0 21.1
[20, 30] 0.8 16.9
[30, 40] 0.6 12.7
[40, 50] 0.4 8.44
[50, 60] 0.2 4.22
[60, 70] 0.0 0.00

Figure 13. Inverter P[MW] & Q [MVAr] power output – P commands

PAGE 26 of 39
November, 2015
POWER ELECTRONICS Revision: 3.0

INVERTER REACTIVE POWER COMMANDS


Time [s] Command [p.u.] Machine output [MMVAr]
(CON[J+3] PE PPC)
[000, 050] 0.20 4.22
[050, 100] 0.00 0.00
[100, 150] -0.20 -4.22
[150, 200] -0.40 -8.44
[200, 250] -0.60 SAT  0.436*21.1 =-9.2
[250, 300] -0.40 -8.44
[300, 350] -0.20 -4.22
[350, 400] 0.00 0
[400, 450] 0.20 4.22
[450, 500] 0.40 8.44
[500, 550] 0.60 SAT  0.436*21.1 =9.2

Figure 14. Inverter P[MW] & Q [MVAr] power output – Q commands

PAGE 27 of 39
November, 2015
POWER ELECTRONICS Revision: 3.0

6.4 TEST 2: PPC FREQUENCY CONTROL


In order to enable the frequency control, the ICON(M+4) must be set to 1:

Figure 15. ICON parameterization for frequency control

OVER-FREQUENCY

A change in the load has been applied in order to introduce an over-frequency deviation:

t=10 sec  100 [MW] ÷ 90 [MW]

Figure 16. Load change – over-frequency event

Figure 17. Inverter P [MW] & Q [MVAr] power output – over-frequency

PAGE 28 of 39
November, 2015
POWER ELECTRONICS Revision: 3.0

Figure 18. POI frequency – Over-frequency

Notice that, due to the over frequency event, the inverter reduces the output power
depending on the Kf-p value (CON(J+15)) as follows.

Pinvpost-event = Pinvpre-event – Δf·Kf-p·Prate = 16.88 – 0.024·20·21.1 = 6.752 [MW]

UNDER-FREQUENCY

A change in load has been applied in order to introduce an under-frequency deviation:

t=10 sec  100 [MW] ÷ 110 [MW]

Figure 19. Load change – under-frequency event

PAGE 29 of 39
November, 2015
POWER ELECTRONICS Revision: 3.0

Figure 20. Inverter P[MW] & Q [MVAr] power output – under frequency

Figure 21. POI frequency – Under-frequency

The inverter increases the active power injection until machine saturation.

PAGE 30 of 39
November, 2015
POWER ELECTRONICS Revision: 3.0

6.5 TEST 3: PPC VOLTAGE CONTROL


In order to enable the voltage control, the ICON(M+5) must be set to 1 and ICON(M+6)
must be set to 0:

Figure 22. ICON parameterization for voltage control

*The PPC frequency control has been disabled in order to test only the voltage control.

The following commands have been applied to CON(M+4) in order to test the voltage
regulation at POI:

Figure 23. Vref command

Time [s] Vref Command [p.u.]


(CON[J+4] PE PPC)
[000, 050] 1.025315
[050, 100] 0.98
[100, 150] 1.00
[150, 200] 1.02

PAGE 31 of 39
November, 2015
POWER ELECTRONICS Revision: 3.0

Figure 24. POI voltage – voltage control

Figure 25. Measured P [MW] & Q [MVAr] at POI – voltage control

PAGE 32 of 39
November, 2015
POWER ELECTRONICS Revision: 3.0

6.6 TEST 4: PPC POI Q CONTROL


In order to show the Q control, the ICON(M+5) must be set to 1 and the ICON(M+6)
must be set to 1.

Figure 26. ICON parameterization for Q control

The commands must be introduced in CON(J+10) in p.u. as follows:

Figure 27. Qref command

*Notice that this CON is set during initialization

Time [s] Qcmd (CON(J+10)) QMEAS POI [MVAr]


[000, 050] 0.17 3.59
[050, 100] 0.40 8.44
[100, 150] 0.20 4.22
[150, 200] 0.00 0.00
[200, 250] -0.20 -4.22
[250, 300] -0.40 -8.44

PAGE 33 of 39
November, 2015
POWER ELECTRONICS Revision: 3.0

Figure 28. Measured P [MW] & Q [MVAr] at POI – Q control

PAGE 34 of 39
November, 2015
POWER ELECTRONICS Revision: 3.0

6.7 TEST 5: PPC POI PF CONTROL


In order to show the PF control, the ICON(M+5) must be set to 1 and the ICON(M+6)
must be set to 2.

Figure 29. ICON parameterization for PF control

The commands must be introduced in CON(J+11) in p.u. as follows:

Figure 30. PFref command

Time [s] PFcmd PMEAS POI QMEAS POI POI PFMEAS


(CON(J+11)) [MW] [MVAr]
[000, 050] 0.98 16.88 3.52 0.98
[050, 100] 1.00 16.88 0 1.00
[100, 150] -0.95 16.88 -5.56 -0.95
[150, 200] 1.00 16.88 0 1.00
[200, 250] 0.95 16.88 5.56 0.95
[250, 300] 1.00 16.88 0 1.00

PAGE 35 of 39
November, 2015
POWER ELECTRONICS Revision: 3.0

Figure 31. Measured P [MW] & Q [MVAr] at POI – PF control

PAGE 36 of 39
November, 2015
POWER ELECTRONICS Revision: 3.0

6.8 TEST 6: FREQUENCY + VOLTAGE CONTROL


The following figures show the model response when the voltage and the frequency
controls are enabled at the same time.

Figure 32. ICON parameterization for frequency + voltage control

At time = 20 sec  Vref=0.98

Figure 33. Measured P [MW] & Q [MVAr] at POI - frequency + voltage control

PAGE 37 of 39
November, 2015
POWER ELECTRONICS Revision: 3.0

Figure 34. Measured voltage at POI - frequency + voltage control

Figure 35. Measured frequency deviation at POI - frequency + voltage control

The change in Vref produces an over-frequency deviation, reducing the inverter active
power command.

PAGE 38 of 39
November, 2015
POWER ELECTRONICS Revision: 3.0

7 ATTACHED FILES
 Test_bench.sld: It contains test-bench graph
 Test_bench.sav: It contains the converted load flow case
 Test_bench.dyr: It contains the dynamic load flow case
 Dsusr.dll: It contains the library of the PE_PPC model (PSSE v33)
 Pv_inverter_v33.dll: It contains the library of the GEPVG&GEPVE models.

PAGE 39 of 39
November, 2015

You might also like