Professional Documents
Culture Documents
Data Sheet
Description Features
Avago’s HSMS‑286x family of DC biased detector diodes • Surface Mount SOT-23/SOT‑143 Packages
have been designed and optimized for use from 915 MHz • Miniature SOT-323 and SOT‑363 Packages
to 5.8 GHz. They are ideal for RF/ID and RF Tag applications
as well as large signal detection, modulation, RF to DC • High Detection Sensitivity:
up to 50 mV/µW at 915 MHz
conversion or voltage doubling.
up to 35 mV/µW at 2.45 GHz
Available in various package configurations, this family up to 25 mV/µW at 5.80 GHz
of detector diodes provides low cost solutions to a wide • Low FIT (Failure in Time) Rate*
variety of design problems. Avago’s manufacturing
techniques assure that when two or more diodes are • Tape and Reel Options Available
mounted into a single surface mount package, they • Unique Configurations in Surface Mount SOT-363
are taken from adjacent sites on the wafer, assuring the Package
highest possible degree of match. – increase flexibility
– save board space
Pin Connections and Package Marking – reduce cost
• HSMS-286K Grounded Center Leads Provide up to
1 6 10 dB Higher Isolation
PLx
COMMON COMMON
ANODE CATHODE 1 2 1 2
3 3 E F
1 2 3 1 2 3
1 2 K L
#5
BRIDGE RING
QUAD QUAD
6 5 4 6 5 4
1 2 3 1 2 3
P R
SOT-23/SOT-143 DC Electrical Specifications, TC = +25°C, Single Diode
Part Package Typical
Number Marking Lead Forward Voltage Capacitance
HSMS- Code Code Configuration VF (mV) CT (pF)
2860 T0 0 Single 250 Min. 350 Max. 0.30
2862 T2 2 Series Pair [1,2]
2863 T3 3 Common Anode[1,2]
2864 T4 4 Common Cathode [1,2]
2865 T5 5 Unconnected Pair [1,2]
Test Conditions IF = 1.0 mA VR = 0 V, f = 1 MHz
Notes:
1. ∆VF for diodes in pairs is 15.0 mV maximum at 1.0 mA.
2. ∆CT for diodes in pairs is 0.05 pF maximum at –0.5V.
2
RF Electrical Specifications, TC = +25°C, Single Diode
Part Typical Tangential Sensitivity Typical Voltage Sensitivity g Typical Video
Number TSS (dBm) @ f = (mV/µW) @ f = Resistance
HSMS- 915 MHz 2.45 GHz 5.8 GHz 915 MHz 2.45 GHz 5.8 GHz RV (KΩ)
2860 – 57 –56 –55 50 35 25 5.0
2862
2863
2864
2865
286B
286C
286E
286F
286K
286L
286P
286R
Test Video Bandwidth = 2 MHz Power in = –40 dBm Ib = 5 µA
Conditions Ib = 5 µA RL = 100 KΩ, Ib = 5 µA
3
Equivalent Linear Circuit Model, Diode chip SPICE Parameters
Parameter Units Value
Rj
BV V 7.0
RS
CJ0 pF 0.18
EG eV 0.69
IBV A 1E-5
IS A 5 E -8
Cj N 1.08
RS Ω 6.0
RS = series resistance (see Table of SPICE parameters) PB (VJ) V 0.65
C j = junction capacitance (see Table of SPICE parameters) PT (XTI) 2
8.33 X 10-5 nT M 0.5
Rj =
Ib + Is
where
Ib = externally applied bias current in amps
Is = saturation current (see table of SPICE parameters)
T = temperature, °K
n = ideality factor (see table of SPICE parameters)
Note:
To effectively model the packaged HSMS-286x product,
please refer to Application Note AN1124.
4
Typical Parameters, Single Diode
T A = +25°C
30 10,000 40
R L = 100 KΩ 20 µA
915 MHz 35
10 µA
10 1000 30
5 µA
VOLTAGE OUT (mV)
2.45 GHz
25
100
20
Frequency = 2.45 GHz
5.8 GHz Input Power =
Fixed-tuned FR4 circuit 15 –30 dBm @ 2.45 GHz
1 10 R L = 100 KΩ Data taken in fixed-tuned
10 FR4 circuit
DIODES TESTED IN FIXED-TUNED
FR4 MICROSTRIP CIRCUITS. R L = 100 KΩ
0.3 1 5
-50 -40 -30 –40 –30 –20 –10 0 10 .1 1 10 100
POWER IN (dBm) POWER IN (dBm) BIAS CURRENT (µA)
5
8.33 X 10 -5 nT
Rj= = RV- R s
IS+Ib
0.026
Applications Information The=Height of the
at 25Schottky
°C Barrier
IS + I b
Introduction The current-voltage characteristic of a Schottky barrier
diode at room temperature is described by the following
Avago’s HSMS‑286x family of Schottky detector diodes equation:
has been developed specifically for low cost, high
volume designs in two kinds of applications. In small
signal detector applications (Pin < -20 dBm), this diode is
I = I S (exp ( V - IR ) - 1)
S
0.026
used with DC bias at frequencies above 1.5 GHz. At lower
frequencies, the zero bias HSMS-285x family should be On a semi-log plot (as shown in the Avago catalog) the
considered. current graph will be a straight line with inverse slope
2.3 X 0.026 = 0.060 volts per cycle (until the effect of RS is
In large signal power or gain control applications
seen in a curve that droops at high current). All Schottky
(Pin > ‑20 dBm), this family is used without bias at
frequencies above 4 GHz. At lower frequencies, the diode curves have the same slope, but not necessar‑
HSMS-282x family is preferred. ily the same value of current for a given voltage. This is
determined by the saturation current, IS, and is related to
Schottky Barrier Diode Characteristics the barrier height of the diode.
Stripped of its package, a Schottky barrier diode chip Through the choice of p-type or n‑type silicon, and the
consists of a metal-semiconductor barrier formed by selection of metal, one can tailor the characteristics of a
deposition of a metal layer on a semiconductor. The most Schottky diode. Barrier height will be altered, and at the
common of several different types, the passivated diode, same time CJ and RS will be changed. In general, very
is shown in Figure 7, along with its equivalent circuit. low barrier height diodes (with high values of IS, suitable
for zero bias applications) are realized on p-type silicon.
METAL RS
Such diodes suffer from higher values of RS than do
PASSIVATION PASSIVATION the n‑type. Thus, p-type diodes are generally reserved
N-TYPE OR P-TYPE EPI LAYER for small signal detector applications (where very high
Rj
SCHOTTKY JUNCTION Cj values of RV swamp out high RS) and n-type diodes are
N-TYPE OR P-TYPE SILICON SUBSTRATE used for mixer applications (where high L.O. drive levels
CROSS-SECTION OF SCHOTTKY EQUIVALENT
keep RV low) and DC biased detectors.
BARRIER DIODE CHIP CIRCUIT
Measuring Diode Linear Parameters
Figure 7. Schottky Diode Chip. The measurement of the many elements which make
up the equivalent circuit for a packaged Schottky diode
RS is the parasitic series resistance of the diode, the sum is a complex task. Various techniques are used for each
of the bondwire and leadframe
HSMS-285A/6A resistance,
fig 9 the resistance element. The task begins with the elements of the diode
of the bulk layer of silicon, etc. RF energy coupled into chip itself. (See Figure 8).
RS is lost as heat — it does not contribute to the rectified
output of the diode. CJ is parasitic junction capacitance RV
6
The characterization of the surface mount package is The situation is somewhat more complicated in the
too complex to describe here — linear equivalent circuits design of the RF impedance matching network, which
can be found in AN1124. includes the package inductance and capacitance
(which can be tuned out), the series resistance, the
Detector Circuits (small signal) junction capacitance and the video resistance. Of the
When DC bias is available, Schottky diode detector elements of the diode’s equivalent circuit, the parasitics
0.026
circuits can be used to create low cost RF and R S = R and
are constants d - the video resistance is a function of
If
the current flowing through the diode.
microwave receivers with a sensitivity of -55 dBm to
-57 dBm.[1] Moreover, since external DC bias sets the RV = Rj + R S
video impedance of such circuits, they display classic
square law response over a wide range of input power The sum of saturation current and bias current sets
levels[2,3]. These circuits can take a variety of forms, but the detection sensitivity, video resistance and input RF
in the most simple case they appear as shown in Figure impedance of the Schottky detector diode. Where bias
9. This is the basic detector circuit used with the HSMS- current is used, some tradeoff in sensitivity and square
286x family of diodes. law dynamic range is seen, as shown in Figure 5 and
described in reference [3].
Output voltage can be virtually doubled and input
impedance (normally very high) can be halved through The most difficult part of the design of a detector circuit
the use of the voltage doubler circuit[4]. is the input impedance matching network. For very
broadband detectors, a shunt 60 Ω resistor will give good
In the design of such detector circuits, the starting point
input match, but at the expense of detection sensitivity.
is the equivalent circuit of the diode. Of interest in the
design of the video portion of the circuit is the diode’s When maximum sensitivity is required over a narrow
video impedance — the other elements of the equiv band of frequencies, a reactive matching network is
alent circuit disappear at all reasonable video frequen‑ optimum. Such networks can be realized in either lumped
cies. In general, the lower the diode’s video impedance, or distributed elements, depending upon frequency,
the better the design. size constraints and cost limitations, but certain general
DC BIAS design principals exist for all types.[5] Design work begins
with the RF impedance of the HSMS-286x series when
L1 bias current is set to 3 µA. See Figure 10.
RF Z-MATCH VIDEO
IN NETWORK OUT
2 5
DC BIAS 0.2 0.6 1
1 GHz
L1 2
RF Z-MATCH VIDEO 3
IN NETWORK OUT
4
6 5
Detectors.
[4] Avago Application Note 956-4, Schottky Diode Voltage Doubler.
[5] Avago Application Note 963, Impedance Matching Techniques for
7
915 MHz Detector Circuit The HSMS-282x family is a better choice for 915 MHz ap‑
plications—the foregoing discussion of a design using
Figure 11 illustrates a simple impedance matching network the HSMS-286B is offered only to illustrate a design
for a 915 MHz detector. approach for technique.
65nH
RF VIDEO
RF VIDEO INPUT OUT
INPUT OUT
WIDTH = 0.017"
WIDTH = 0.050" LENGTH = 0.436"
LENGTH = 0.065" 100 pF
100 pF
WIDTH = 0.078"
WIDTH = 0.015" LENGTH = 0.165"
LENGTH = 0.600"
Figure 11. 915 MHz Matching Network for the HSMS-286x Series at 3 µA Bias. Figure 14. 2.45 GHz Matching Network.
A 65 nH inductor rotates the impedance of the diode to 0.094" THROUGH, 4 PLACES
a point on the Smith Chart where a shunt inductor can
pull it up to the center. The fig
HSMS-285A/6A short
14 length of 0.065” wide FINISHED
BOARD
microstrip line is used to mount the lead of the diode’s SIZE IS
1.00" X 1.00".
SOT‑323 package. A shorted shunt stub of length <λ/4 MATERIAL IS
provides the necessary shunt inductance and simul 1/32" FR-4
EPOXY/
taneously provides the return circuit for the current FIBERGLASS,
generated in the diode. The impedance of this circuit is 1 OZ. COPPER
BOTH SIDES.
given in Figure 12.
-10
RF IN VIDEO OUT
-15
-20
0.9 0.915 0.93
CHIP CAPACITOR, 20 TO 100 pF
FREQUENCY (GHz)
achieved is moreHSMS-285A/6A
than adequate
fig 16 for 915 MHz RFID ap‑
plications.
8
Two SMA connectors (E.F. Johnson 142-0701-631 or
equivalent), a high-Q capacitor (ATC 100A101MCA50 or
equivalent), miscellaneous hardware and an HSMS-286B
are added to create the test circuit shown in Figure 16.
The calculated input impedance for this network is
shown in Figure 17. 2.45 GHz
-5 -20
2.3 2.45 2.6
RETURN LOSS (dB)
FREQUENCY (GHz)
-10
Figure 20. Input Return Loss. Modified 2.45 GHz Circuit.
However, bandwidth is narrower and the designer runs
-15 the risk of a shiftHSMS-285X
in the mid
fig b
24and
was frequency
21 of his circuit
if there is any small deviation in circuit board or diode
-20
characteristics due to lot-to-lot variation or change in
2.3 2.45 2.6 temper-ature. The matching technique illustrated in
FREQUENCY (GHz) Figure 17 is much less sensitive to changes in diode and
Figure 18. Input Return Loss, 3 µA Bias. circuit board processing.
A word of caution to the designer is in order. A glance 5.8 GHz Detector Circuit
at Figure 17 will revealfigthe
HSMS-285X fact19 that the circuit does
22 was
not provide the optimum impedance to the diode at A possible design for a 5.8 GHz detector is given in Figure
2.45 GHz. The temptation will be to adjust the circuit 21.
elements to achieve an ideal single frequency match, as RF VIDEO
illustrated in Figure 19. INPUT OUT
WIDTH = 0.016"
LENGTH = 0.037"
20 pF
WIDTH = 0.045"
LENGTH = 0.073"
TRANSMISSION LINE
DIMENSIONS ARE FOR
Figure 21. 5.8 GHz Matching Network
MICROSTRIP ON for the HSMS‑286x Series at 3 µA Bias.
0.032" THICK FR-4.
9
As was the case at 2.45 GHz, the circuit is entirely dis‑ Such a circuit offers several advantages. First the voltage
tributed element, both low cost and compact. Input outputs of two diodes are added in series, increasing
impedance for this network is given in Figure 22. the overall value of voltage sensitivity for the network
(compared to a single diode detector). Second, the RF
impedances of the two diodes are added in parallel,
making the job of reactive matching a bit easier. Such a
circuit can easily be realized using the two series diodes
in the HSMS‑286C.
8.33 x 10-5 nT
RV =
-10 IS + I b
-15
where T is the diode’s temperature in °K.
As can be seen, temperature has a strong effect upon RV,
and this will in turn affect video bandwidth and input
-20
5.6 5.7 5.8 5.9 6.0 RF impedance. A glance at Figure 6 suggests that the
FREQUENCY (GHz) proper choice of bias current in the HSMS-286x series
can minimize variation over temperature.
Figure 23. Input Return Loss. The detector circuits described earlier were tested
Voltage Doublers
HSMS-285X fig 27 was 24 over temperature. The 915 MHz voltage doubler using
the HSMS-286C series produced the output voltages
To this point, we have restricted our discussion to as shown in Figure 25. The use of 3 µA of bias resulted
single diode detectors. A glance at Figure 9, however, in the highest voltage sensitivity, but at the cost of a
will lead to the suggestion that the two types of single wide variation over temperature. Dropping the bias to
diode detectors be combined into a two diode voltage 1 µA produced a detector with much less temperature
doubler[4] (known also as a full wave rectifier). Such a variation.
detector is shown in Figure 24.
A similar experiment was conducted with the HSMS-
286B series in the 5.8 GHz detector. Once again, reducing
Z-MATCH
RF IN
NETWORK
VIDEO OUT the bias to some level under 3 µA stabilized the output
of the detector over a wide temperature range.
It should be noted that curves such as those given in
Figures 25 and 26 are highly dependent upon the exact
design of the input impedance matching network. The
Figure 24. Voltage Doubler Circuit.
designer will have to experiment with bias current using
HSMS-285X fig 11 was 7
his specific design.
10
120 in a single package, such as the SOT-143 HSMS‑2865 as
INPUT POWER = –30 dBm
shown in Figure 29.
OUTPUT VOLTAGE (mV)
100 3.0 µA In high power differential detectors, RF coupling from
the detector diode to the reference diode produces a
80
rectified voltage in the latter, resulting in errors.
1.0 µA
Isolation between the two diodes can be obtained
10 µA by using the HSMS-286K diode with leads 2 and 5
60
grounded. The difference between this product and the
conventional HSMS-2865 can be seen in Figure 29.
0.5 µA
40
-55 -35 -15 5 25 45 65 85 3 4 6 5 4
TEMPERATURE (°C)
35
INPUT POWER = – 30 dBm
3.0 µA
1 2 1 2 3
HSMS-2865 HSMS-286K
OUTPUT VOLTAGE (mV)
SOT-143 SOT-363
25 10 µA
Square law
response
100
PA detector Vs
diode
10 HSMS-2825
to differential ref. diode
amplifier 37 dB HSMS-282K
ref. diode
HSMS-2865 1
reference diode 47 dB
0.5
-35 -25 -15 -5 5 15
INPUT POWER (dBm)
Figure 28. Conventional Differential Detector.
These circuits depend upon the use of two diodes Figure 31. Comparing HSMS-282K with HSMS-2825.
having matched Vf characteristics over all operating
temperatures. This is best achieved by using two diodes
11
The line marked “RF diode, Vout” is the transfer curve for PRF = RF power dissipated
the detector diode — both the HSMS‑2825 and the HSMS- T j =that
Note (V f θ
I fjc+, the ) θ jc + Tresistance
P RFthermal a from diode
Equation (1). junction
282K exhibited the same output voltage. The data were to the foot of the leads, is the sum of two component
taken over the 50 dB dynamic range shown. To the right resistances,
is the output voltage (transfer) curve for the reference
diode of the HSMS-2825, showing 37 dB of isolation. To θjc = θpkg + θchip Equation (2).
the right of that is the output voltage due to RF leakage
for the reference diode of the HSMS-282K, demonstrating
10 dB higher isolation than the conventional part.
Package thermal resistance for the SOT-323 and SOT-363
Such differential detector circuits generally use single package is approximately 100°C/W, and the chip thermal
11600 (V - I f R s )
diode detectors, either series or shunt mounted diodes. resistance for thesef three families ofEquation
diodes(3).is approxi‑
The voltage doubler offers the advantage of twice I f = I S e40°C/W. The
mately nT designer - 1 will have to add in the
the output voltage for a given input power. The two T j = (Vresistance
thermal θ jc + diode
f I f + P RF ) from Ta case to ambient
Equation (1). — a poor
concepts can be combined into the differential voltage choice of circuit board material or heat sink design can
doubler, as shown in Figure 32. make this number very high.
( )
bias Equation 2would be 1straightforward
1
θjc = θpkg(1)+ θ chip
- 4060 -
to solve but
Equation (2).
( )
for the fact n T 298
that diode forward voltage is a function of
Is = I 0 T e Equation (4).
temperature
T j = (V 298
I + as
P well
) θ as
+ forward current. The equation,
T
f f RF jc a Equation (1).
differential equation 3, for Vf is:
amplifier
where
Figure 32. Differential Voltage Doubler, HSMS-286P.
Here, all four diodes of the HSMS‑286P are matched in n = ideality 2factor
11600
(
(V f - I f R s1)
n - 4060 T - 298
1
) Equation (3).
their Vf characteristics, because they came from adjacent
sites on the wafer. A similar circuit can be realized using ( )eT enT in °K - 1
I fs =T I=S0 temperature
298
Rs = diode series resistance
Equation (4).
Thermal Considerations
Is = I 0 ( 298
T e
298
Equation (4).
The obvious advantage of the SOT-363 over the SOT- Equations (1) and (3) are solved simultaneously to obtain
143 is combination of smaller size and two extra leads. the value of junction temperature for given values of
However, the copper leadframe in the SOT-323 and SOT- diode case temperature, DC power dissipation and RF
363 has a thermal conductivity four times higher than power dissipation.
the Alloy 42 leadframe of the SOT-23 and SOT-143, which
enables it to dissipate more power.
The maximum junction temperature for these three
families of Schottky diodes is 150°C under all operating
conditions. The following equation, equation 1, applies
to the thermal analysis of diodes:
T j = (V f I f + P RF ) θ jc + T a Equation (1).
where
Tj = junction temperature
θjc = θpkg + θchip Equation (2).
Ta = diode case temperature
θ jc = thermal resistance
Vf If = DC power dissipated
0.075
0.035
0.016
Figure 34. Recommended PCB Pad Layout for Avago’s SC70 6L/SOT‑363
Products.
[6] Avago Application Note 1050, Low Cost, Surface Mount Power Limiters.
13
SMT Assembly
Reliable assembly of surface mount components is a zones. The preheat zones increase the temperature of
complex process that involves many material, process, the board and components to prevent thermal shock
and equipment factors, including: method of heating and begin evaporating solvents from the solder paste.
(e.g., IR or vapor phase reflow, wave soldering, etc.) The reflow zone briefly elevates the temperature suffi‑
circuit board material, conductor thickness and pattern, ciently to produce a reflow of the solder.
type of solder alloy, and the thermal conductivity and
The rates of change of temperature for the ramp-up and
thermal mass of components. Components with a low
cool-down zones are chosen to be low enough to not
mass, such as the SOT packages, will reach solder reflow
cause deformation of the board or damage to compo‑
temperatures faster than those with a greater mass.
nents due to thermal shock. The maximum temperature
Avago’s diodes have been qualified to the time-tem‑ in the reflow zone (TMAX) should not exceed 260°C.
perature profile shown in Figure 35. This profile is repre‑
These parameters are typical for a surface mount assembly
sentative of an IR reflow type of surface mount assembly process for Avago diodes. As a general guideline, the circuit
process. board and components should be exposed only to the
After ramping up from room temperature, the circuit minimum temperatures and times necessary to achieve a
board with components attached to it (held in place uniform reflow of solder.
with solder paste) passes through one or more preheat
tp
Tp Critical Zone
T L to Tp
Ramp-up
TL
Ts tL
Temperature
max
Ts min
ts Ramp-down
Preheat
25
t 25° C to Peak
Time
Figure 35. Surface Mount Assembly Profile.
Note 1: All temperatures refer to topside of the package, measured on the package body surface
14
Package Dimensions
Outline 23 (SOT-23) Outline SOT-323 (SC-70 3 Lead)
e2 e1
e1
E
XXX E1
E
XXX E1
e
L
e B C
L
D DIMENSIONS (mm)
B C
SYMBOL MIN. MAX.
A 0.80 1.00
D DIMENSIONS (mm)
A A1 0.00 0.10
SYMBOL MIN. MAX. B 0.15 0.40
A 0.79 1.20 C 0.08 0.25
A1 0.000 0.100 A1 D 1.80 2.25
A B 0.30 0.54 E1 1.10 1.40
C 0.08 0.20 e 0.65 typical
D 2.73 3.13 Notes: e1 1.30 typical
A1
E1 1.15 1.50 XXX-package marking E 1.80 2.40
e 0.89 1.02 Drawings are not to scale L 0.26 0.46
e1 1.78 2.04
Notes: e2 0.45 0.60
XXX-package marking E 2.10 2.70
Drawings are not to scale L 0.45 0.69
e1
HE E
B1
L
E
XXX E1
e c
D DIMENSIONS (mm)
L SYMBOL MIN. MAX.
E 1.15 1.35
B C D 1.80 2.25
e
HE 1.80 2.40
A1 A2 A A 0.80 1.10
DIMENSIONS (mm) A2 0.80 1.00
D A1 0.00 0.10
SYMBOL MIN. MAX.
A 0.79 1.097 e 0.650 BCS
b 0.15 0.30
A1 0.013 0.10 b
B 0.36 0.54 c 0.08 0.25
A
B1 0.76 0.92 L 0.10 0.46
C 0.086 0.152
A1 D 2.80 3.06
E1 1.20 1.40
e 0.89 1.02
e1 1.78 2.04
Notes: e2 0.45 0.60
XXX-package marking E 2.10 2.65
Drawings are not to scale L 0.45 0.69
15
Device Orientation For Outlines SOT-23, -323
REEL TOP VIEW END VIEW
4 mm
CARRIER 8 mm
TAPE
ABC ABC ABC ABC
USER
FEED
DIRECTION Note: "AB" represents package marking code.
COVER TAPE "C" represents date code.
8 mm 8 mm
ABC ABC ABC ABC
ABC ABC ABC ABC
Note: "AB" represents package marking code. Note: "AB" represents package marking code.
"C" represents date code. "C" represents date code.
16
Tape Dimensions and Product Orientation
For Outline SOT-23
P D P2
E
P0
D1
t1
A0 B0
F W
D1
t1
9° MAX K0 9° MAX
A0 B0
17
Tape Dimensions and Product Orientation
For Outlines SOT-323, -363
P D P2
P0
F
W
C
D1
t1 (CARRIER TAPE THICKNESS) Tt (COVER TAPE THICKNESS)
An K0 An
A0 B0
For product information and a complete list of distributors, please go to our web site: www.avagotech.com
Avago, Avago Technologies, and the A logo are trademarks of Avago Technologies in the United States and other countries.
Data subject to change. Copyright © 2005-2009 Avago Technologies. All rights reserved. Obsoletes 5989-4023EN
AV02-1388EN - August 26, 2009