Professional Documents
Culture Documents
Please note: As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers
will need to change in order to meet ON Semiconductor’s system requirements. Since the ON Semiconductor
product management systems do not have the ability to manage part nomenclature that utilizes an underscore
(_), the underscore (_) in the Fairchild part numbers will be changed to a dash (-). This document may contain
device numbers with an underscore (_). Please check the ON Semiconductor website to verify the updated
device numbers. The most current and up-to-date ordering information can be found at www.onsemi.com. Please
email any questions regarding the system integration to Fairchild_questions@onsemi.com.
ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number
of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor’s product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right
to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability
arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON
Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. “Typical” parameters which may be provided in ON
Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals” must be validated for each customer application by customer’s
technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA
Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended
or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out
of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor
is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.
FAN73832 Half-Bridge Gate-Drive IC
February 2007
FAN73832
Half-Bridge Gate-Drive IC
Features Description
Floating Channel for Bootstrap Operation to +600V The FAN73832 is a half-bridge, gate-drive IC with shut-
Typically 350mA/650mA Sourcing/Sinking Current down and programmable dead-time control functions for
Driving Capability for Both Channels driving MOSFETs and IGBTs, operating up to +600V.
Extended Allowable Negative VS Swing to -9.8V for Fairchild’s high-voltage process and common-mode
Signal Propagation at VDD=VBS=15V noise canceling technique provide stable operation of
High-Side Output in Phase of IN Signal high-side driver under high dv/dt noise circumstances.
Built-in UVLO Functions for Both Channels An advanced level-shift circuit allows high-side gate
Built-in Common-Mode dv/dt Noise Canceling Circuit driver operation up to VS=-9.8V (typical) for VBS=15V.
Internal 400ns Minimum Dead-Time at RDT=20KΩ The UVLO circuits for both channels prevent malfunction
Programmable Turn-on Delay-Time Control when VDD and VBS are lower than the specified thresh-
(Dead-Time) old voltage.
Output drivers typically source/sink 350mA/650mA,
Applications respectively, which is suitable for all kinds of half- and
SMPS full-bridge inverters.
Motor Drive Inverter
Fluorescent Lamp Ballast
HID Ballast
8-SOP 8-DIP
Ordering Information
Part Number Package Pb-Free Operating Temperature Range Packing Method
FAN73832M(1) Tube
8-SOP
FAN73832MX(1) Yes -40°C ~ 125°C Tape & Reel
FAN73832N 8-DIP Tube
Note:
1. These devices passed wave soldering test by JESD22A-111.
1 IN VB 8
PWM
2 GND HO 7
CBOOT
3 DT/ SD VS 6
PWM IC
Shutdown 4 VDD LO
Control RDT 5
FAN73832 Rev.01
VDC
VCC
VDD VB VDD VB
HO HO
PHA IN VS
Forward
VS
PHB IN
M
SD FAN73832 FAN73832
Reverse
DC Motor DT/ SD LO DT/ SD LO
Controller
GND GND
FAN73832 Rev.01
8 VB
UVLO
DRIVER
7 HO
GEN ERATOR
R
PULSE
NOISE R
CANCELLER S Q
6 VS
HS(ON/ OFF)
IN 1
SCHMITT
TRIGGER INPUT
UVLO 4 VDD
DRIVER
RDTINT
LS(ON/ OFF)
DT/SD 3 DEAD - TIME DELAY 5 LO
CONTROL
2 GND
FAN73832 Rev:00
IN 1 8 VB
FAN73832
GND 2 7 HO
DT/SD 3 6 VS
VDD 4 5 LO
FAN73832 Rev:00
Pin Definitions
Pin # Name Description
1 IN Logic Input
2 GND Ground
3 DT/SD Dead-Time Control with External Resistor and Shutdown Function
4 VDD Low-Side Supply Voltage
5 LO Low-Side Driver Output
6 VS High-Side Floating Supply Return
7 HO High-Side Driver Output
8 VB High-Side Floating Supply
Notes:
2. Mounted on 76.2 x 114.3 x 1.6mm PCB (FR-4 glass epoxy material).
3. Refer to the following standards:
JESD51-2: Integral circuits thermal test method environmental conditions - Natural convection
JESD51-3: Low effective thermal conductivity test board for leaded surface mount packages
4. Do not exceed PD under any circumstances.
Note:
5. This parameter guaranteed by design.
Note:
5. These parameters guaranteed by design.
11.6
12.0
11.4
11.8
VDDUV+ ,VBSUV+ [V]
11.2
11.4 10.8
11.2 10.6
10.4
11.0
10.2
10.8
10.0
-40 -20 0 20 40 60 80 100 120 -40 -20 0 20 40 60 80 100 120
Temperature [°C] Temperature [°C]
Figure 5. VDD/VBS UVLO (+) vs. Temperature Figure 6. VDD/VBS UVLO (-) vs. Temperature
500 100
400 80
IQDD [μA]
IQBS [μA]
300 60
200 40
100 20
0 0
-40 -20 0 20 40 60 80 100 120 -40 -20 0 20 40 60 80 100 120
Temperature [°C] Temperature [°C]
Figure 7. VDD Quiescent Current vs. Temperature Figure 8. VBS Quiescent Current vs. Temperature
1000 800
800
600
IPDD [μA]
IPBS [μA]
600
400
400
200
200
0 0
-40 -20 0 20 40 60 80 100 120 -40 -20 0 20 40 60 80 100 120
Temperature [°C] Temperature [°C]
Figure 9. VDD Operating Current vs. Temperature Figure 10. VBS Operating Current vs. Temperature
100 3.0
2.5
80
2.0
IIN+ [μA]
VIH [V]
60
1.5
40
1.0
20
0.5
0 0.0
-40 -20 0 20 40 60 80 100 120 -40 -20 0 20 40 60 80 100 120
Temperature [°C] Temperature [°C]
Figure 11. Logic Input Current vs. Temperature Figure 12. Logic Input High Voltage vs. Temperature
3.0 3.0
2.5 2.5
SD+ BAR [V]
2.0 2.0
VIL [V]
1.5 1.5
1.0 1.0
0.5 0.5
0.0 0.0
-40 -20 0 20 40 60 80 100 120 -40 -20 0 20 40 60 80 100 120
Temperature [°C] Temperature [°C]
Figure 13. Logic Input Low Voltage vs. Temperature Figure 14. SD Positive Threshold vs. Temperature
3.0 800
2.5
600
SD- BAR [V]
2.0
tON [nsec]
1.5 400
1.0
200
0.5
0.0 0
-40 -20 0 20 40 60 80 100 120 -40 -20 0 20 40 60 80 100 120
Temperature [°C] Temperature [°C]
Figure 15. SD Negative Threshold vs. Temperature Figure 16. Turn-on Delay Time vs. Temperature
300 500
250
200
150 400
100
350
50
0 300
-40 -20 0 20 40 60 80 100 120 -40 -20 0 20 40 60 80 100 120
Temperature [°C] Temperature [°C]
Figure 17. Turn-off Delay Time vs. Temperature Figure 18. Dead--Time (RDT=20kΩ) vs. Temperature
2.4 2.0
DT1, RDT= 200kΩ [nsec]
2.2
1.6
Deadtime [μS]
2.0
1.2
1.8
0.8
1.6
0.4
1.4
1.2 0.0
-40 -20 0 20 40 60 80 100 120 20 40 60 80 100 120 140 160 180 200
Temperature [°C] RDT [kohm]
Figure 19. Dead Time (RDT=200kΩ) vs. Temperature Figure 20. RDT vs. Dead-Time
-6
-8
VS [V]
-10
-12
-14
1 IN VB 8
2 GND HO 7 HO
1nF
3 DT/SD VS 6
SD LO
Control 20K 4 VDD 5 LO
FAN73832 1nF
FAN73832 Rev:00
IN
HO
LO
DT/SD
IN 50% 50%
tOFF
90%
tON
LO
10%
90%
HO tON tOFF
10%
FAN73832 Rev.00
90%
HO or LO
tSD
FAN73832 Rev.00
90%
HO
10%
DT1 DT2
90%
LO
MDT= |DT1 - DT2|
10%
FAN73832 Rev.00
8-SOP
Dimensions are in millimeters (inches) unless otherwise noted..
0.1~0.25
1.55 ±0.20 MIN
0.004~0.001
0.061 ±0.008
)
0.022
0.56
(
#1 #8
0.194 ±0.008
MAX
4.92 ±0.20
0.202
5.13
0.016 ±0.004
0.41 ±0.10
#4 #5
0.050
1.27
6.00 ±0.30 1.80
0.236 ±0.012 MAX
0.071
0.006 -0.002
0.15 -0.05
MAX0.004
MAX0.10
3.95 ±0.20
+0.004
+0.10
0.156 ±0.008
8°
5.72
0~
0.225
0.50 ±0.20
0.020 ±0.008
January 2001, Rev. A
8sop225_dim.pdf
8-DIP
Dimensions are in millimeters (inches) unless otherwise noted..
)
6.40 ±0.20
0.031
0.79
0.252 ±0.008
1.524 ±0.10
0.060 ±0.004
0.018 ±0.004
0.46 ±0.10
(
#1 #8
0.362 ±0.008
MAX
9.20 ±0.20
0.378
9.60
#4 #5
0.100
2.54
5.08 3.30 ±0.30
MAX 0.130 ±0.012
0.200
7.62
0.300 3.40 ±0.20 0.33
0.134 ±0.008 0.013 MIN
+0.10
0.25 –0.05
+0.004
0.010 –0.002
0~15°
September 1999, Rev B
pdip8_dim.pdf
FPS¥ Power247
®
™
®
FRFET PowerEdge¥ TinyBoost¥
GlobalOptoisolator¥ PowerSaver¥ TinyBuck¥
GTO¥
DISCLAIMER
FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS
HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE
APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER
ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD’S
WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.
Rev. I23