Total No. of Questions : 5] SEAT No.

:
P1386 [Total No. of Pages : 2

14
[5623]-1006

:24
F.Y. B.Sc. (Computer Science)

:32
ELECTRONIC SCIENCE

/20 1
09
ELC - 112 : Principles of Digital Electronics

/11 66
19
(Semester - I) (New Pattern) (CBCS - 2019)
1
.54 01
Time : 2 Hours] [Max. Marks : 35
AP
05
Instructions to the candidates:
.14 CA

1) Q.1 is compulsory.
31

2) Solve any three questions from Q.2 to Q.5.

2.1

14
3) Questions 2 to 5 carry equal marks.

:24
14

Q1) Solve any five of the following : [5 × 1 = 5]

:32
61
a) (1)2 + (1)2 + (1)2 = (?)2. 09
16
19
/20

b) This gate is
01
/11
AP
05

i) NAND.
.54
CA

ii) NOR.
31

iii) NOT.
2.1

c) For a demultiplexer with 24 outputs the number of control inputs 14

.14

:24
are _____.
14

:32

d) Find 1’s complement of (25)10.

61
09

e) Define noise immunity.

16
19

f) “Multiplexer circuit can be built by using OR - OR combinations of

/20
.54 01

logic gates”. State whether this statement is true or false.

/11
AP
05

Q2) a) i) Perform (100)10 – (33)10 using 2’s complement method. [3]

CA
31

ii) Solve following equation using Boolean Algebra

2.1

Y = A  B+ C  + C + AB . [3]
.14

b) Draw symbol and truth table of NAND and EX-OR Gate. [4]
14

[5623]-1006 1 P.T.O.
Q3) a) i) Convert the following expression into standard SOP form. [3]

Y = AB+ BC+C

14
:24
ii) Explain working of 3 × 4 matrix keyboard encoder. [3]

:32
b) Draw and explain working of 1 : 4 demultiplexer. [4]

/20 1
09
/11 66
19
1
.54 01
Q4) a) i) Simplify the following expression using K map [3]
AP
05
Y = PQR + PQR + PQR + PQR + PQR
.14 CA

ii) Draw logic circuit diagram for BCD to 7 segment converter. Give
31

the logic levels to display digit ‘9’ on common anode display. [3]
2.1

14
b) Perform the following [4]

:24
14

:32
i) (11011)gray = (?)2
61
09
ii) (A5.D)16 = (?)10
16
19
/20
01
/11

Q5) Attempt any four of the following : [10]

AP
05

a) Write a short note on BCD code.

.54
CA

b) State and prove De-Morgan’s theorem.

31
2.1

c) Explain use of EX OR gate as parity generator. 14

.14

:24

d) Write the truth table for 3 bit binary to gray conversion.

14

:32

e) Define following :
61
09

i) Fan in
16
19
/20

ii) Fan out.

.54 01
/11
AP

f) Explain working of half Adder.

05
CA


31
2.1
.14
14

[5623]-1006 2