CS10G VGA

N10X_40nm_DDR3
ES Build 2009/4/30

INVENTEC
TITLE
Nvidia_VGA_X01
SIZE CODE DOC. NUMBER REV
A3 CS
CHANGE by CS10G 30-Apr-2009 SHEET 1 OF 14

www.vinafix.vn www.rosefix.com
 Table Of Content

PAGE
Power
Power
GPU
GPU
GPU
GPU
GPU
GPU
VRAM DDR3
VRAM DDR3
VRAM DDR3
VRAM DDR3
MXM

INVENTEC
TITLE
Nvidia_VGA_X01
SIZE CODE DOC. NUMBER REV
A3 CS
CHANGE by CS10G 25-Dec-2008 SHEET 2 OF 14

www.vinafix.vn www.rosefix.com
 9-
GPU_VID1
9-
+VBAT
GPU_VID0
4-,14-
+V5A
3-,4-,14-

D5000 9 8 7 6 5
10K_1% For N10M
8.87K_1% For N10P 1 2 1 C5007
G 1 C5008 1 C5009
1 R5153 2
BAT54C_30V_0.2A Q5000
SLP_S3#_5R 3-,14- 2 4.7uF_25V 2 4.7uF_25V
1 R5001 2 SI7686DP_T1_E3 68uF_25V
0_5% 3 2 +VDD_FB +NVVDD
+VDD_FB 1 C5002 8.87K_1% 4 1 2 3
3- 7-,14-
3- 2 0402_OPEN PAD5001
+V5A U5000

13

14

15

16
POWERPAD_2_0610
1 R5000 2 C5000

ILIM

G0

NC

DH
1 1 3-,4-,14-
C5003 1 2.2_5% 1 2
R5003 R5002
PGOOD 4- 12
EN LX
1 0.1uF_25v 1 L5000 2
0_5% 0402_OPEN 2 3.74K_1% PCMC104T_R56MN PAD5002
+V5A
1 R5010 2 11 2
2 2 PGOOD BST
3-,4-,14-
10K_5%
10 3 5 6 7 8 9 5 6 7 8 9 POWERPAD_2_0610
VOUT VCC

9 4 1 C5001 D D 1 1
FB DL C5010 1 R5158 C5011
2 2.2uF_6.3V G Q5001 G Q5007

GND

PAD
RTN
FDMS8670S FDMS8670S 10_5%

NC
D0
1 1
S S 2 560uF_2.5V 2 470uF_2V
C5004 1 R5008 R5004

17
2
0.1uF_16v 2 26.1K_1% 26.1K_1% 4 3 2 1 4 3 2 1
2 2
1 1 R5005 2
SEMTECH_SC475A_MLPQ_16P 5- VSENP
R5006
0402_OPEN 26.1K_1%
FDMS8670Sx1 For N10M
1 C5006 FDMS8670Sx2 For N10P
2
2 1000pF_50v

1 R5007 2
0402_OPEN
VDD_CORE VID = 0 VID = 1
1 C5005
2 0402_OPEN N10M 1.0 V 0.85 V

N10P 0.9 V 0.85 V

+V3S +V3S_VGA
+V1.05S
+V5A +V1.5S 14- 5-,8-,9-
5-,6-,8-
3-,4-,14- U5001
PAD5003 Q5004
4 S D 1
VIN VO
5 4 2
POWERPAD_2_0610 5
VPP VO 1
6 3 3-,14- 3 G
6
+V5A C5014 1 SLP_S3_5R
R5014
1 C5015 1 C5012 7
POK ADJ
2 68pF_50v 2 4.02K_1%
TPC6104
3-,4-,14- VEN
8
2 1uF_6.3v 2 22uF_6.3v 9
TML GND
1
2
1 1 C5013 1 C5016
R5015 GMT_G973_120ADJF11U_SOP_8P 2 22uF_6.3v 2 1uF_6.3v
10K_5% 1 1
2
R5013 R5012
10K_1% 0603_OPEN
POK 14- 2 2

Q5002 3
D

1 SLP_S3_5R 3-,14- 1G
1 C5017
S
R5011 2 0402_OPEN SSM3K7002FU_OPEN 2
0_5%_OPEN
2

SLP_S3#_5R 3-,14-

INVENTEC
TITLE
CS10G-6050A2253801-VGA-X01
Power
SIZE CODE DOC. NUMBER REV
A3 CS
CHANGE by CS10G 24-Dec-2008 SHEET 3 OF 14

www.vinafix.vn www.rosefix.com
 +V5A 3-,14-
+VBAT
3-,14-

1 5 6 7 8 1 C5019 1 C5024
R5018 +V1.5S
1 R5023 2 D
2 4.7uF_25V 2 4.7uF_25V
10_5% G Q5006
274K_1% 3-,6-,10-,11-,12-,13-,14-
2 SI7326DN
S
U14 C5023
3- 1 R5022 2 1 14 R5019 2.2_5% 0.1uF_25V 4 3 2 1
PGOOD EN_PSV VBST PAD5004
2 13 1 2 1 2
0_5%
1 L5001 2
TON DRVH
3 12
VOUT LL
4 11 1 2
V5FILT TRIP MPLC0730_2R2_7.3A POWERPAD_2_0610
5 10 R5024 13K_1% 5 6 7 8
VFB V5DRV
C5025 1 6 9
PGOOD DRVL 1
7 8 D
GND PGND R5021 1 C5020
15 G
0402_OPEN 2 C5021 1 C5027 1 TML 10.2K_1%
S
2 0402_OPEN
2.2uF_6.3V 2 0402_OPEN 2 TI_TPS51117_QFN_14P 1
2
C5026 1 C5022
2 2.2uF_6.3V 4 3 2 1
Q5005
FDS6690AS 2 330uF_2.5V
1
R5020
10K_1%
2

INVENTEC
TITLE
CS10G-6050A2253801-VGA-X01
Power
SIZE CODE DOC. NUMBER REV
A3 CS
CHANGE by CS10G 24-Dec-2008 SHEET 4 OF 14

www.vinafix.vn www.rosefix.com
 +V1.05S
3-,5-,6-,8-
U1-1
1/16PCI_EXPRESS AK16
PEX_IOVDD
AK17 C33 C34 C36 C37 C38 C5028
PEX_IOVDD
AK21
1 1 1 1 1 1
PEX_IOVDD
AK24
PEX_IOVDD 2 2 2 2 2 2
AK27 0.1uF_16V 0.1uF_16V 1uF_6.3V 1uF_6.3V 4.7uF_6.3V 10uF_6.3V
PEX_IOVDD

AG11
PEX_IOVDDQ
AG12
PEX_IOVDDQ
AG13
PEX_IOVDDQ
AG15
PEX_IOVDDQ
AG16
PEX_IOVDDQ
AG17
PEX_IOVDDQ
AG18
PEX_IOVDDQ
AG22
+V1.05S
PEX_IOVDDQ
AG23 3-,5-,6-,8-
PEX_IOVDDQ
PCIE_RST# 14- AM16 AG24
PEX_PST# PEX_IOVDDQ
CLKREQB 14- AR13
PEX_CLKREQ#
AG25 C39 C40 C42 C43 C44 C5029
PEX_IOVDDQ
AG26
1 1 1 1 1 1
PEX_IOVDDQ
AJ14 2 2 2 2 2 2
PEX_IOVDDQ
AJ15 0.1uF_16V 0.1uF_16V 1uF_6.3V 1uF_6.3V 4.7uF_6.3V 10uF_6.3V
PEX_IOVDDQ
AJ19
PEX_IOVDDQ
AJ21
PEX_IOVDDQ
AJ22
PEX_IOVDDQ
AJ24
PEX_IOVDDQ
AJ25
1 R5071 2
PEX_IOVDDQ
AJ17 AJ27
PEX_TSTCLK_OUT PEX_IOVDDQ
AJ18 AK18
200_1% PEX_TSTCLK_OUT# PEX_IOVDDQ
AK20
PEX_IOVDDQ
CLK_R_PEG_REF 14- AR16 AK23
PEX_PEFCLK PEX_IOVDDQ
CLK_R_PEG_REF# 14- AR17 AK26
PEX_PEFCLK# PEX_IOVDDQ
AL16
C5066 PEX_IOVDDQ
PEG_C_TXP0 14- AL17
C5067 PEX_TX0
PEG_C_TXN0 14- 1 2 AM17
PEX_TX0# +V3S_VGA
0.1uF_6.3V 1 2
PEG_RXP0 14- 0.1uF_6.3V AP17
PEX_RX0 3-,5-,8-,9-
PEG_RXN0 14- AN17
PEX_RX0#
G9x GT21x
C5068
PEG_C_TXP1 14- AM18 AG19
C5069 PEX_TX1 PEX_CAL_PD_VDDQ PEX_SVDD_3V3
PEG_C_TXN1 14- 1 2 AM19
PEX_TX1# NC PEX_SVDD_3V3
F7
0.1uF_6.3V 1 2 C45 C46
14- 0.1uF_6.3V AN19
1 1
PEG_RXP1 PEX_RX1
PEG_RXN1 14- AP19 2 2
PEX_RX1#
C5070 0.1uF_10V 0.1uF_10V
PEG_C_TXP2 14- AL19 A2
C5071 PEX_TX2 NC_1
PEG_C_TXN2 14- 1 2 AK19
PEX_TX2# NC_2
AA4
0.1uF_6.3V 1 2 AB4
NC_3
PEG_RXP2 14- 0.1uF_6.3V AR19 AB7
PEX_RX2 NC_4
PEG_RXN2 14- AR20 AC5
PEX_RX2# NC_5
AD6
C5072 NC_6
PEG_C_TXP3 14- AL20 AF6
C5073 PEX_TX3 NC_7
PEG_C_TXN3 14- 1 2 AM20
PEX_TX3# NC_8
AG6
0.1uF_6.3V 1 2 AJ5
NC_9
PEG_RXP3 14- 0.1uF_6.3V AP20 AK15
PEX_RX3 NC_10
PEG_RXN3 14- AN20 AL7
+V1.05S 1 L5002 2 C5074
PEX_RX3# NC_11

3-,5-,6-,8- KC_HLM_160808_R10J PEG_C_TXP4 14- AM21

C5075 PEX_TX4
PEG_C_TXN4 14- 1 2 AM22
PEX_TX4# NC_14
E7
C5040 C5037 C5036 0.1uF_6.3V 1 2
1 1 1 14- 0.1uF_6.3V AN22 H32
PEG_RXP4 PEX_RX4 NC_16
2 2 2 PEG_RXN4 14- AP22 M7
PEX_RX4# NC_17
4.7uF_6.3V 1uF_6.3V 0.1uF_10V P6
C5076 NC_18
U1-14 PEG_C_TXP5 14-
C5077 AL22
PEX_TX5
C5035 14/16 XTAL_PLL PEG_C_TXN5 14- 1 2 AK22
1 AE9 0.1uF_6.3V 1 2 PEX_TX5#
U7
PLLVDD NC_21
2 L5003 AD9
VID_PLLVDD PEG_RXP5 14- 0.1uF_6.3V AR22
PEX_RX5 NC_22
V6
4.7uF_6.3V 1 2 AF9 PEG_RXN5 14- AR23 Y4
SP_PLLVDD PEX_RX5# NC_23
KC_HLM_160808_R10J C5078
PEG_C_TXP6 14- AL23
C5079 PEX_TX6
C5039 C5038 D2 D1 PEG_C_TXN6 14- 1 2 AM23
1 1 XTALSSIN XTALOUTBUFF
0.1uF_6.3V 1 2
PEX_TX6#

2 2 B1
XTALIN XTALOUT
B2 PEG_RXP6 14- 0.1uF_6.3V AP23
PEX_RX6 VDD33_1
J10
1uF_6.3V 0.1uF_10V PEG_RXN6 14- AN23 J11 +V3S_VGA
PEX_RX6# VDD33_2
NVIDIA_N10M_GS_TSB_BGA_969P C5080 VDD33_3
J12
PEG_C_TXP7 14- AM24 J13
C5081 PEX_TX7 VDD33_4 PWR-A
3-,5-,8-,9-
PEG_C_TXN7 14- 1 2 AM25 J9
1 R5148 1 R5149
0.1uF_6.3V 1 2
PEX_TX7# VDD33_5
10K_5% 10K_5% 14- 0.1uF_6.3V AN25 C47 C48 C49 C230
PEG_RXP7 PEX_RX7 1 1 1 1
PEG_RXN7 14- AP25
PEX_RX7#
2 2 C5082 2 2 2 2
PEG_C_TXP8 14-
C5083 AL25 0.1uF_16V 0.1uF_16V 1uF_6.3V 4.7uF_6.3V
PEX_TX8
27M_NONSS 14- PEG_C_TXN8 14- 1 2 AK25
PEX_TX8#
0.1uF_6.3V 1 2
PEG_RXP8 14- 0.1uF_6.3V AR25
PEX_RX8
PEG_RXN8 14- AR26
PEX_RX8#
G9x GT21x
C5084
PEG_C_TXP9 14- AL26 D35
C5085 PEX_TX9 NC VDD_SENSE
PEG_C_TXN9 14- 1 2 AM26
PEX_TX9# NC VDD_SENSE
P7
0.1uF_6.3V 1 2 AD20 3- VSENP
VDD_SENSE VDD_SENSE
PEG_RXP9 14- 0.1uF_6.3V AP26 AD19
PEX_RX9 GND_SENSE GND_SENSE
PEG_RXN9 14- AN26 R7
PEX_RX9# NC GND_SENSE
E35
C5086 NC GND_SENSE
PEG_C_TXP10 14- AM27
C5087 PEX_TX10
PEG_C_TXN10 14- 1 2 AM28
PEX_TX10#
0.1uF_6.3V 1 2
PEG_RXP10 14- 0.1uF_6.3V AN28
PEX_RX10
PEG_RXN10 14- AP28
PEX_RX10#
C5088 +V1.05S
PEG_C_TXP11 14- AL28
C5089 PEX_TX11
PEG_C_TXN11 14- 1 2 AK28
PEX_TX11# L1 3-,5-,6-,8-
0.1uF_6.3V 1 2 AG14 1 2
PEX_PLLVDD
PEG_RXP11 14- 0.1uF_6.3V AR28 10nH
PEX_RX11
PEG_RXN11 14- AR29 C50 C51 C52 C53 C5030
PEX_RX11# 1 1 1 1 1
C5090
PEG_C_TXP12 14- AK29 2 2 2 2 2
C5091 PEX_TX12
0.1uF_10V 0.1uF_10V 1uF_6.3V 4.7uF_6.3V 4.7uF_6.3V
PEG_C_TXN12 14- 1 2 AL29
PEX_TX12#
0.1uF_6.3V 1 2
PEG_RXP12 14- 0.1uF_6.3V AP29
PEX_RX12
PEG_RXN12 14- AN29
PEX_RX12#
C5092
PEG_C_TXP13 14- AM29
C5093 PEX_TX13
PEG_C_TXN13 14- 1 2 AM30
PEX_TX13#
0.1uF_6.3V 1 2
PEG_RXP13 14- 0.1uF_6.3V AN31
PEX_RX13
PEG_RXN13 14- AP31
PEX_RX13#
C5094
PEG_C_TXP14 14- AM31
C5095 PEX_TX14
PEG_C_TXN14 14- 1 2 AM32
PEX_TX14#
0.1uF_6.3V 1 2 G9x GT21x

PEG_RXP14 14- 0.1uF_6.3V AR31

PEX_RX14 PEX_CAL_PU_GND RFU
AG20
PEG_RXN14 14- AR32
PEX_RX14#
AG21 1 R3 2
C5096 PEX_TERMP
PEG_C_TXP15 14- AN32
C5097 PEX_TX15 2.49K_1%
PEG_C_TXN15 14- 1 2 AP32
PEX_TX15#
0.1uF_6.3V 1 2
PEG_RXP15 14- 0.1uF_6.3V AR34 DGND
14- AP34
PEX_RX15
AP35 1 R4 2
PEG_RXN15 PEX_RX15# TESTMODE
10K_5%
NVIDIA_N10M_GS_TSB_BGA_969P

www.vinafix.vn www.rosefix.com
 U1-3 +V1.5S
3/16 FBC
U1-2 +V1.5S FBC_D(63:0) 12-,13- GT216 G96
3-,4-,6-,10-,11-,12-,13-,14-
2/16 FBA FBC_D(0) B13 N27
FBC_D0 FBC_D26 FBVDDQ
10-,11- GT216 G96 FBC_D(1) D13 P27
FBA_D(63:0) 3-,4-,6-,10-,11-,12-,13-,14- FBC_D1 FBC_D24 FBVDDQ
FBA_D(0) L32 J23 FBC_D(2) A13 R27 C65 C66 C67 C68
FBA_D(1) N33
FBA_D0 FBA_D14 FBVDDQ
J24 FBC_D(3) A14
FBC_D2 FBC_D25 FBVDDQ
T27
1 1 1 1
FBA_D1 FBA_D15 FBVDDQ FBC_D3 FBC_D27 FBVDDQ
FBA_D(2) L33 J29 C54 C55 C56 C57 FBC_D(4) C16 U27 2 2 2 2
FBA_D2 FBA_D13 FBVDDQ 1 1 1 1 FBC_D4 FBC_D28 FBVDDQ
FBA_D(3) N34
FBA_D3 FBA_D12 FBVDDQ
AA27 FBC_D(5) B16
FBC_D5 FBC_D30 FBVDDQ
U29
0.01uF_16V 0.01uF_16V 0.047uF_16V 0.1uF_10V
FBA_D(4) N35 AA29 2 2 2 2 FBC_D(6) A17 V27
FBA_D4 FBA_D10 FBVDDQ FBC_D6 FBC_D29 FBVDDQ
FBA_D(5) P35 AA31 0.01uF_16V 0.01uF_16V 0.047uF_16V0.047uF_16V FBC_D(7) D16 V29
FBA_D5 FBA_D11 FBVDDQ FBC_D7 FBC_D31 FBVDDQ
FBA_D(6) P33 AB27 FBC_D(8) C13 V34
FBA_D6 FBA_D8 FBVDDQ FBC_D8 FBC_D9 FBVDDQ
FBA_D(7) P34 AB29 FBC_D(9) B11 W27
FBA_D7 FBA_D9 FBVDDQ FBC_D9 FBC_D8 FBVDDQ
FBA_D(8) K35 AC27 FBC_D(10) C11 Y27 C69 C70
FBA_D(9) K33
FBA_D8 FBA_D25 FBVDDQ
AD27 FBC_D(11) A11
FBC_D10 FBC_D14 FBVDDQ 1 1
FBA_D9 FBA_D26 FBVDDQ FBC_D11 FBC_D10
FBA_D(10) K34 AE27 C58 C59 FBC_D(12) C10 2 2
FBA_D(11) H33
FBA_D10 FBA_D28 FBVDDQ
AJ28
1 1 FBC_D(13) C8
FBC_D12 FBC_D15
FBA_D11 FBA_D24 FBVDDQ FBC_D13 FBC_D13 0.1uF_10V 4.7uF_4V
FBA_D(12) G34 B18 2 2 FBC_D(14) B8
FBA_D12 FBA_D27 FBVDDQ FBC_D14 FBC_D11
FBA_D(13) G33 E21
0.1uF_10V 1uF_6.3V FBC_D(15) A8
FBA_D13 FBA_D31 FBVDDQ FBC_D15 FBC_D12
FBA_D(14) E34
FBA_D14 FBA_D30 FBVDDQ
G17 FBC_D(16) E8
FBC_D16 FBC_D6
FBA_D(15) E33
FBA_D15 FBA_D29 FBVDDQ
G18 FBC_D(17) F8
FBC_D17 FBC_D4
FBA_D(16) G31
FBA_D16 FBA_D23 FBVDDQ
G22 FBC_D(18) F10
FBC_D18 FBC_D2
FBA_D(17) F30
FBA_D17 FBA_D22 FBVDDQ
G8 FBC_D(19) F9
FBC_D19 FBC_D5
FBA_D(18) G30
FBA_D18 FBA_D18 FBVDDQ
G9 FBC_D(20) F12
FBC_D20 FBC_D7
FBA_D(19) G32
FBA_D19 FBA_D20 FBVDDQ
H29 FBC_D(21) D8
FBC_D21 FBC_D3
FBA_D(20) K30
FBA_D20 FBA_D17 FBVDDQ
J14 FBC_D(22) D11
FBC_D22 FBC_D0
FBA_D(21) K32
FBA_D21 FBA_D19 FBVDDQ
J15 FBC_D(23) E11
FBC_D23 FBC_D1
FBA_D(22) H30
FBA_D22 FBA_D21 FBVDDQ
J16 FBC_D(24) D12
FBC_D24 FBC_D16
FBA_D(23) K31
FBA_D23 FBA_D16 FBVDDQ
J17 FBC_D(25) E13
FBC_D25 FBC_D17
FBA_D(24) L31
FBA_D24 FBA_D4 FBVDDQ
J20 FBC_D(26) F13
FBC_D26 FBC_D23
FBA_D(25) L30
FBA_D25 FBA_D7 FBVDDQ
J21 FBC_D(27) F14
FBC_D27 FBC_D22
FBA_D(26) M32
FBA_D26 FBA_D5 FBVDDQ
J22 FBC_D(28) F15
FBC_D28 FBC_D19
FBA_D(27) N30 FBC_D(29) E16
FBA_D27 FBA_D3 FBC_D29 FBC_D21
FBA_D(28) M30 FBC_D(30) F16
FBA_D28 FBA_D6 FBC_D30 FBC_D20
FBA_D(29) P31 FBC_D(31) F17
FBA_D29 FBA_D2 FBC_D31 FBC_D18
FBA_D(30) R32 FBC_D(32) D29
FBA_D30 FBA_D1 FBC_D32 FBC_D39
FBA_D(31) R30 FBC_D(33) F27
FBA_D31 FBA_D0 FBC_D33 FBC_D36
FBA_D(32) AG30 FBC_D(34) F28
FBA_D32 FBA_D32 FBC_D34 FBC_D38
FBA_D(33) AG32 FBC_D(35) E28
FBA_D33 FBA_D34 FBC_D35 FBC_D37
FBA_D(34) AH31 FBC_D(36) D26
FBA_D34 FBA_D33 FBC_D36 FBC_D33
FBA_D(35) AF31 FBC_D(37) F25
FBA_D35 FBA_D35 FBC_D37 FBC_D35
FBA_D(36) AF30 FBC_D(38) D24
FBA_D36 FBA_D36 FBC_D38 FBC_D32
FBA_D(37) AE30 FBC_D(39) E25
FBA_D37 FBA_D39 FBC_D39 FBC_D34
FBA_D(38) AC32 FBC_D(40) E32
FBA_D38 FBA_D38 FBC_D40 FBC_D55
FBA_D(39) AD30 FBC_D(41) F32
FBA_D39 FBA_D37 FBC_D41 FBC_D54
FBA_D(40) AN33 FBC_D(42) D33
FBA_D40 FBA_D48 FBC_D42 FBC_D53
FBA_D(41) AL31 FBC_D(43) E31
FBA_D41 FBA_D52 FBC_D43 FBC_D51
FBA_D(42) AM33 FBC_D(44) C33
FBA_D42 FBA_D51 FBC_D44 FBC_D52
FBA_D(43) AL33 FBC_D(45) F29
FBA_D43 FBA_D50 FBC_D45 FBC_D49
FBA_D(44) AK30 FBC_D(46) D30
FBA_D44 FBA_D53 FBC_D46 FBC_D50
FBA_D(45) AK32 FBC_D(47) E29
FBA_D45 FBA_D49 FBC_D47 FBC_D48
FBA_D(46) AJ30 FBC_D(48) B29
FBA_D46 FBA_D54 FBC_D48 FBC_D56
FBA_D(47) AH30 FBC_D(49) C31
FBA_D47 FBA_D55 FBC_D49 FBC_D59
FBA_D(48) AH33 FBC_D(50) C29
FBA_D48 FBA_D57 FBC_D50 FBC_D57
FBA_D(49) AH35 FBC_D(51) B31 12-,13- FBC_CMD(30:0)
FBA_D49 FBA_D58 FBC_D51 FBC_D58
FBA_D(50) AH34 FBC_D(52) C32 C17 FBC_CMD(0)
FBA_D50 FBA_D60 FBC_D52 FBC_D61 FBC_CMD0
FBA_D(51) AH32 10-,11- FBA_CMD(30:0) FBC_D(53) B32 B19 FBC_CMD(1)
FBA_D51 FBA_D59 FBC_D53 FBC_D60 FBC_CMD1
FBA_D(52) AJ33 V32 FBA_CMD(0) FBC_D(54) B35 D18 FBC_CMD(2)
FBA_D52 FBA_D63 FBA_CMD0 FBC_D54 FBC_D63 FBC_CMD2
FBA_D(53) AL35 W31 FBA_CMD(1) FBC_D(55) B34 F21 FBC_CMD(3)
FBA_D53 FBA_D62 FBA_CMD1 FBC_D55 FBC_D62 FBC_CMD3
FBA_D(54) AM34 U31 FBA_CMD(2) FBC_D(56) A29 A23 FBC_CMD(4)
FBA_D54 FBA_D61 FBA_CMD2 FBC_D56 FBC_D47 FBC_CMD4
FBA_D(55) AM35 Y32 FBA_CMD(3) FBC_D(57) B28 D21 FBC_CMD(5)
FBA_D55 FBA_D56 FBA_CMD3 FBC_D57 FBC_D45 FBC_CMD5
FBA_D(56) AF33
FBA_D56 FBA_D41 FBA_CMD4
AB35 FBA_CMD(4) FBC_D(58) A28
FBC_D58 FBC_D46 FBC_CMD6
B23 FBC_CMD(6)
FBA_D(57) AE32
FBA_D57 FBA_D40 FBA_CMD5
AB34 FBA_CMD(5) FBC_D(59) C28
FBC_D59 FBC_D44 FBC_CMD7
E20 FBC_CMD(7)
FBA_D(58) AF34
FBA_D58 FBA_D42 FBA_CMD6
W35 FBA_CMD(6) FBC_D(60) C26
FBC_D60 FBC_D43 FBC_CMD8
G21 FBC_CMD(8)
FBA_D(59) AE35
FBA_D59 FBA_D43 FBA_CMD7
W33 FBA_CMD(7) FBC_D(61) D25
FBC_D61 FBC_D42 FBC_CMD9
F20 FBC_CMD(9)
FBA_D(60) AE34
FBA_D60 FBA_D45 FBA_CMD8
W30 FBA_CMD(8) FBC_D(62) B25
FBC_D62 FBC_D41 FBC_CMD10
F19 FBC_CMD(10)
FBA_D(61) AE33
FBA_D61 FBA_D44 FBA_CMD9
T34 FBA_CMD(9) FBC_D(63) A25
FBC_D63 FBC_D40 FBC_CMD11
F23 FBC_CMD(11)
FBA_D(62) AB32
FBA_D62 FBA_D47 FBA_CMD10
T35 FBA_CMD(10) FBC_CMD12
A22 FBC_CMD(12)
FBA_D(63) AC35
FBA_D63 FBA_D46 FBA_CMD11
AB31 FBA_CMD(11) FBC_DQM(7:0) 12-,13-
FBC_CMD13
C22 FBC_CMD(13)
FBA_CMD12
Y30 FBA_CMD(12) FBC_DQM(0) A16
FBC_DQM0 FBC_DQM3 FBC_CMD14
B17 FBC_CMD(14)
FBA_DQM(7:0) 10-,11-
FBA_CMD13
Y34 FBA_CMD(13) FBC_DQM(1) D10
FBC_DQM1 FBC_DQM1 FBC_CMD15
F24
FBA_DQM(0) P32
FBA_DQM0 FBA_DQM1 FBA_CMD14
W32 FBA_CMD(14) FBC_DQM(2) F11
FBC_DQM2 FBC_DQM0 FBC_CMD16
C25 FBC_CMD(16)
FBA_DQM(1) H34
FBA_DQM1 FBA_DQM3 FBA_CMD15
AA30 FBC_DQM(3) D15
FBC_DQM3 FBC_DQM2 FBC_CMD17
E22 FBC_CMD(17)
FBA_DQM(2) J30
FBA_DQM2 FBA_DQM2 FBA_CMD16
AA32 FBA_CMD(16) FBC_DQM(4) D27
FBC_DQM4 FBC_DQM4 FBC_CMD18
C20 FBC_CMD(18)
FBA_DQM(3) P30 Y33 FBA_CMD(17) FBC_DQM(5) D34 B22 FBC_CMD(19)
FBA_DQM3 FBA_DQM0 FBA_CMD17 FBC_DQM5 FBC_DQM6 FBC_CMD19
FBA_DQM(4) AF32 U32 FBA_CMD(18) FBC_DQM(6) A34 A19 FBC_CMD(20)
FBA_DQM4 FBA_DQM4 FBA_CMD18 FBC_DQM6 FBC_DQM7 FBC_CMD20
FBA_DQM(5) AL32 Y31 FBA_CMD(19) FBC_DQM(7) D28 D22 FBC_CMD(21)
FBA_DQM5 FBA_DQM6 FBA_CMD19 FBC_DQM7 FBC_DQM5 FBC_CMD21
FBA_DQM(6) AL34 U34 FBA_CMD(20) D20 FBC_CMD(22)
FBA_DQM6 FBA_DQM7 FBA_CMD20 FBC_CMD22
FBA_DQM(7) AF35 Y35 FBA_CMD(21) FBC_DQS(7:0) 12-,13- E19
FBA_DQM7 FBA_DQM5 FBA_CMD21 FBC_CMD23
W34 FBA_CMD(22) FBC_DQS(0) C14 D19 FBC_CMD(24)
FBA_CMD22 FBC_DQS_WP0 FBC_DQS_WP3 FBC_CMD24
FBA_DQS(7:0) 10-,11- V30 FBC_DQS(1) A10 F18 FBC_CMD(25)
FBA_CMD23 FBC_DQS_WP1 FBC_DQS_WP1 FBC_CMD25
FBA_DQS(0) L34 U35 FBA_CMD(24) FBC_DQS(2) E10 C19 FBC_CMD(26)
FBA_DQS_WP0 FBA_DQS_WP1 FBA_CMD24 FBC_DQS_WP2 FBC_DQS_WP0 FBC_CMD26
FBA_DQS(1) H35 U30 FBA_CMD(25) FBC_DQS(3) D14 F22 FBC_CMD(27)
FBA_DQS_WP1 FBA_DQS_WP3 FBA_CMD25 FBC_DQS_WP3 FBC_DQS_WP2 FBC_CMD27
FBA_DQS(2) J32 U33 FBA_CMD(26) FBC_DQS(4) E26 C23 FBC_CMD(28)
FBA_DQS_WP2 FBA_DQS_WP2 FBA_CMD26 FBC_DQS_WP4 FBC_DQS_WP4 FBC_CMD28
FBA_DQS(3) N31 AB30 FBA_CMD(27) FBC_DQS(5) D32 B20 FBC_CMD(29)
FBA_DQS_WP3 FBA_DQS_WP0 FBA_CMD27 FBC_DQS_WP5 FBC_DQS_WP6 FBC_CMD29
FBA_DQS(4) AE31 AB33 FBA_CMD(28) FBC_DQS(6) A32 A20 FBC_CMD(30)
FBA_DQS_WP4 FBA_DQS_WP4 FBA_CMD28 FBC_DQS_WP6 FBC_DQS_WP7 FBC_CMD30
FBA_DQS(5) AJ32 T33 FBA_CMD(29) FBC_DQS(7) B26
FBA_DQS_WP5 FBA_DQS_WP6 FBA_CMD29 FBC_DQS_WP7 FBC_DQS_WP5
FBA_DQS(6) AJ34 W29 FBA_CMD(30)
FBA_DQS_WP6 FBA_DQS_WP7 FBA_CMD30
FBA_DQS(7) AC33 FBC_DQSN(7:0) 12-,13-
FBA_DQS_WP7 FBA_DQS_WP5
FBC_DQSN(0) B14
FBC_DQS_RN0 FBC_DQS_RN3
FBA_DQSN(7:0) 10-,11- T32 10- FBA_CLK0 FBC_DQSN(1) B10
FBA_CLK0 FBC_DQS_RN1 FBC_DQS_RN1
FBA_DQSN(0) L35 T31 10- FBA_CLK0# FBC_DQSN(2) D9 E17 12- FBC_CLK0 +V1.5S
FBA_DQS_RN0 FBA_DQS_RN1 FBA_CLK0 FBC_DQS_RN2 FBC_DQS_RN0 FBC_CLK0
FBA_DQSN(1) G35 AC31 11- FBA_CLK1 FBC_DQSN(3) E14 D17 12- FBC_CLK0#
FBA_DQS_RN1 FBA_DQS_RN3 FBA_CLK1 FBC_DQS_RN3 FBC_DQS_RN2 FBC_CLK0# 3-,4-,6-,10-,11-,12-,13-,14-
FBA_DQSN(2) H31 AC30 11- FBA_CLK1# FBC_DQSN(4) F26 D23 13- FBC_CLK1
FBA_DQS_RN2 FBA_DQS_RN2 FBA_CLK1 FBC_DQS_RN4 FBC_DQS_RN4 FBC_CLK1
FBA_DQSN(3) N32 +V1.5S FBC_DQSN(5) D31 E23 13- FBC_CLK1#
FBA_DQS_RN3 FBA_DQS_RN0 FBC_DQS_RN5 FBC_DQS_RN6 FBC_CLK1# 1 R10
FBA_DQSN(4) AD32 FBC_DQSN(6) A31
FBA_DQS_RN4 FBA_DQS_RN4 3-,4-,6-,10-,11-,12-,13-,14- FBC_DQS_RN6 FBC_DQS_RN7
FBA_DQSN(5) AJ31 FBC_DQSN(7) A26 10K_5%
FBA_DQS_RN5 FBA_DQS_RN6 FBC_DQS_RN7 FBC_DQS_RN5
FBA_DQSN(6) AJ35
FBA_DQS_RN6 FBA_DQS_RN7 1 R9
FBA_DQSN(7) AC34 2
FBA_DQS_RN7 FBA_DQS_RN5
G14 G19
FBC_WCK0 FBC_WDS0_NC FBC_DEBUG
P29 10K_5% G15
FBA_WCK0 FBA_WDS0_NC FBC_WCK0# FBC_WDS0_N_NC
R29 2 G11
FBA_WCK0# FBA_WDS0_N_NC FBC_WCK1 FBC_WDS1_NC
+V1.5S L29 T30 G12
FBA_WCK1 FBA_WDS1_NC FBA_DEBUG FBC_WCK1# FBC_WDS1_N_NC
M29 G27
3-,4-,6-,10-,11-,12-,13-,14- FBA_WCK1# FBA_WDS1_N_NC FBC_WCK2 FBC_WDS3_NC
AG29 G28
FBA_WCK2 FBA_WDS3_NC FBC_WCK2# FBC_WDS3_N_NC
AH29 G24 +V1.5S
FBA_WCK2# FBA_WDS3_N_NC FBC_WCK3 FBC_WDS2_NC
AD29 G25 G96 GT216
FBA_WCK3 FBA_WDS2_NC FBC_WCK3# FBC_WDS2_N_NC
AE29 J19 3-,4-,6-,10-,11-,12-,13-,14-
R5 1 FBA_WCK3# FBA_WDS2_N_NC +V1.05S FBAC_DLLAVDD1 RFU
J18
FBAC_PLLAVDD1 RFU
L2 3-,5-,8-
AG27 1 2
1.1K_1% FB_DLLAVDD0
AF27
2 FBM_10_160808_301A05T
FB_PLLAVDD0
C60 C61 C5031 C62 K27 1 R11 2
1 1 1 1 FBCAL_PD_VDDQ
1 R12 2 40.2_1% 40.2_1%
J27 2 2 2 2 L27
FB_VREF FBCAL_PU_GND
0.1uF_10V 0.1uF_10V 4.7uF_6.3V 4.7uF_6.3V
NVIDIA_N10M_GS_TSB_BGA_969P M27 1 R13 2
FBCAL_TERM_GND
1 R6 60.4_1%
C63 NVIDIA_N10M_GS_TSB_BGA_969P
1
1.1K_1%
2
0.01uF_16V 2

www.vinafix.vn www.rosefix.com
 U1-15 +NVVDD U1-16 +NVVDD
15/16 GND 3-,7-,14- 16/16 NVVDD 3-,7-,14-
AA11 E15 AB11 P21
+NVVDD
GND GND VDD VDD
AA12 E18 AB13 P23 3-,7-,14-
GND GND VDD VDD
AA13 E24 AB15 P25
GND GND VDD VDD
AA14 E27 AB17 R11
GND GND VDD VDD
AA15 E30 AB19 R12
GND GND VDD VDD
AA16 E6 AB21 R13 C73 C74 C75 C76 C77 C78
AA17
GND GND
E9 AB23
VDD VDD
R14
1 1 1 1 1 1
GND GND VDD VDD
AA18 F2 AB25 R15 2 2 2 2 2 2
GND GND VDD VDD
AA19 F31 AC11 R16
GND GND VDD VDD 4700pF_25V 0.01uF_16V 0.01uF_16V 0.01uF_16V 0.01uF_16V 0.01uF_16V
AA2 F34 AC12 R17
GND GND VDD VDD
AA20 F5 AC13 R18
GND GND VDD VDD
AA21 J2 AC14 R19
GND GND VDD VDD
AA22 J31 AC15 R20
GND GND VDD VDD
AA23 J34 AC16 R21 C84 C83 C82 C81 C80 C79
AA24
GND GND
J5 AC17
VDD VDD
R22
1 1 1 1 1 1
GND GND VDD VDD
AA25 L9 AC18 R23 2 2 2 2 2 2
GND GND VDD VDD
AA34 M11 AC19 R24
GND GND VDD VDD
AA5 M13 AC20 R25
AB12
GND GND
M15 AC21
VDD VDD
T12
0.01uF_16V 0.022uF_16V0.022uF_16V0.022uF_16V0.047uF_10V0.047uF_10V
GND GND VDD VDD
AB14 M17 AC22 T14
GND GND VDD VDD
AB16 M19 AC23 T16
GND GND VDD VDD
AB18 M2 AC24 T18
GND GND VDD VDD
AB20 M21 AC25 T20 C85 C86 C87 C88 C89
AB22
GND GND
M23 AD12
VDD VDD
T22
1 1 1 1 1
GND GND VDD VDD
AB24 M25 AD14 T24
GND GND VDD VDD 2 2 2 2 2
AC9 M31 AD16 V11
GND GND VDD VDD
AD11 M34 AD18 V13
AD13
GND GND
M5 AD22
VDD VDD
V15
0.047uF_10V 0.1uF_10V 1uF_6.3V 1uF_6.3V 1uF_6.3V
GND GND VDD VDD
AD15 N11 AD24 V17
GND GND VDD VDD
AD17 N12 L11 V19
GND GND VDD VDD
AD2 N13 L12 V21
GND GND VDD VDD
AD21 N14 L13 V23 C91 C92 C93
AD23
GND GND
N15 L14
VDD VDD
V25
1 1 1
GND GND VDD VDD
AD25 N16 L15 W11 2 2 2
GND GND VDD VDD
AD31 N17 L16 W12
GND GND VDD VDD
AD34 N18 L17 W13
AD5
GND GND
N19 L18
VDD VDD
W14 4.7uF_6.3V 10uF_6.3V 10uF_6.3V
GND GND VDD VDD
AE11 N20 L19 W15
GND GND VDD VDD
AE12 N21 L20 W16
GND GND VDD VDD
AE13 N22 L21 W17
GND GND VDD VDD
AE14 N23 L22 W18
GND GND VDD VDD
AE15 N24 L23 W19
GND GND VDD VDD
AE16 N25 L24 W20
GND GND VDD VDD
AE17 P12 L25 W21
GND GND VDD VDD
AE18 P14 M12 W22
GND GND VDD VDD
AE19 P16 M14 W23
GND GND VDD VDD
AE20 P18 M16 W24
GND GND VDD VDD
AE21 P20 M18 W25
GND GND VDD VDD
AE22 P22 M20 Y12
GND GND VDD VDD
AE23 P24 M22 Y14
GND GND VDD VDD
AE24 R2 M24 Y16
GND GND VDD VDD
AE25 R31 P11 Y18
GND GND VDD VDD
AG2 R34 P13 Y20
GND GND VDD VDD
AG31 R5 P15 Y22
GND GND VDD VDD
AG34 T11 P17 Y24
GND GND VDD VDD
AG5 T13 P19
GND GND VDD
AK2 T15
GND GND
AK31
GND GND
T17 NVIDIA_N10M_GS_TSB_BGA_969P
AK34 T19
GND GND
AK5 T21
GND GND
AL12 T23
GND GND
AL15 T25
GND GND
AL18 U11
GND GND
AL21 U12
GND GND
AL24 U13
GND GND
AL27 U14
GND GND
AL30 U15
GND GND
AL6 U16
GND GND
AL9 U17
GND GND
AN2 U18
GND GND
AN34 U19
GND GND
AP12 U20
GND GND
AP15 U21
GND GND
AP18 U22
GND GND
AP21 U23
GND GND
AP24 U24
GND GND
AP27 U25
GND GND
AP3 V12
GND GND
AP30 V14
GND GND
AP33 V16
GND GND
AP6 V18
GND GND
AP9 V2
GND GND
B12 V20
GND GND
B15 V22
GND GND
B21 V24
GND GND
B24 V31
GND GND
B27 V5
GND GND
B3 V9
GND GND
B30 Y11
GND GND
B33 Y13
GND GND
B6 Y15
GND GND
B9 Y17
GND GND
C2 Y19
GND GND
C34 Y21
GND GND
E12
GND GND
GND
Y23
Y25
INVENTEC
NVIDIA_N10M_GS_TSB_BGA_969P TITLE
Nvidia_VGA_X01
GPU
SIZE CODE DOC. NUMBER REV
A3 CS
CHANGE by CS10G 12-Dec-2008 SHEET 7 OF 14

www.vinafix.vn www.rosefix.com
 U1-7
7/16 IFPAB +V3S_VGA U1-8
IFPCD_PLLVDD 8/16 IFPC
LVDS 3-,5-,8-,9- 8-
DVI-DL DVI-SL GT216 G96 DVI-SL
AL8 14- LVDS_TXDL0- 1 L5 2 AJ9 HDMI DP
IFPAB_TXD0* IFPA_TXD0# IFPC_PLLVDD IFPCD_PLLVDD
AM8 14- LVDS_TXDL0+ AN3 14- HDMI_DDCDATA
IFPAB_TXD0 IFPA_TXD0 FBM_10_160808_301A05T SDA IFPC_AUX#
C123 C107 C110 C109 C108 AK7 AP2 14- HDMI_DDCCLK
+V1.05S AM9 14- 1 1 1 1 1 IFPC_RSET IFPCD_RSET ACL IFPC_AUX
IFPAB_TXD1* IFPA_TXD1# LVDS_TXDL1-
3-,5-,6-,8- AM10 14- LVDS_TXDL1+ 2 2 2 2 2 AR2 14- HDMI_TXCN
IFPAB_TXD1 IFPA_TXD1
4.7uF_6.3V 1 R15 TXC IFPC_L3#
AP1 14- HDMI_TXCP
1 L3 2 AK9 A AL10 14- LVDS_TXDL2-
2.2uF_6.3V 1uF_6.3V 0.1uF_10V 0.1uF_10V TXC IFPC_L3
IFPAB_PLLVDD IFPAB_TXD2* IFPA_TXD2#
MMZ1608S181AT IFPAB_TXD2 IFPA_TXD2
AK10 14- LVDS_TXDL2+ 1K_1% C TXD0 IFPC_L2#
AM4 14- HDMI_TX0N
C5061 C5060 C5059 C5058 C5057 AJ11 2 AM3 14-
1 1 1 1 1 IFPAB_RSET TXD0 IFPC_L2 HDMI_TX0P
AL11
IFPA_TXD3#
AK11
+V1.05S IFPCD_IOVDD AM5 14-
2 2 2 2 2 1 R14 IFPA_TXD3 TXD1 IFPC_L1# HDMI_TX1N
4.7uF_6.3V 3-,5-,6-,8- 8- AL5 14- HDMI_TX1P
4.7uF_6.3V 1uF_6.3V 0.1uF_10V AM12 14-
TXD1 IFPC_L1
LVDS_TXCL-
1K_1%
IFPAB_TXC*
IFPAB_TXC
IFPA_TXC#
IFPA_TXC
AM11 14- LVDS_TXCL+ 1 L6 2 AJ8
IFPC_IOVDD TXD2 IFPC_L0#
AM6 14- HDMI_TX2N
0.1uF_10V 2 AM7 14- HDMI_TX2P
BLM15AG221SN1D TXD2 IFPC_L0
+V3S_VGA 3-,5-,8-,9- C124 C5041 C114 C113 C112
AP8 14-
1 1 1 1 1
IFPAB_TXD3* IFPB_TXD4# LVDS_TXDU0-
AN8 14- LVDS_TXDU0+ 2 2 2 2 2 K2 14- HDMI_HPD
IFPAB_TXD3 IFPB_TXD4 HPD GPIO1
4.7uF_6.3V
1 L5006 2 AG9
IFPA_IOVDD IFPAB_TXD4* IFPB_TXD5#
AN10 14- LVDS_TXDU1-
4.7uF_6.3V 1uF_6.3V 0.1uF_10V 0.1uF_10V NVIDIA_N10M_GS_TSB_BGA_969P
AP10 14- LVDS_TXDU1+
MMZ1608S181AT IFPAB_TXD4 IFPB_TXD5
C5055 C5056 C5054 C5053 C5052 AG10
1 1 1 1 1 IFPB_IOVDD B AR10 14-
IFPAB_TXD5* IFPB_TXD6# LVDS_TXDU2- IFPCD_PLLVDD
2 2 2 2 2 AR11 14- LVDS_TXDU2+ U1-5
IFPAB_TXD5 IFPB_TXD6
4.7uF_6.3V 8- 5 /16 IFPD
4.7uF_6.3V 1uF_6.3V 0.1uF_10V 0.1uF_10V AP11
IFPB_TXD7#
AN11 AC6 HDMI - SL
IFPB_TXD7 IFPD_PLLVDD DACB_VDD
HDMI DP
AN13 14- LVDS_TXCU- AB6
IFPB_TXC# IFPD_RSET DACB_RSET
AP13 14- LVDS_TXCU+ AN4
IFPB_TXC SDA IFPD_AUX#
GT216 G96 AP4
1 R16 SCL IFPD_AUX

K1 AR4
HPD GPIO0 TXC IFPD_L3#
1K_1% AR5
TXC IFPD_L3
2
NVIDIA_N10M_GS_TSB_BGA_969P AP5
D TXD0 IFPD_L2#
AN5
IFPCD_IOVDD TXD0 IFPD_L2

+V3S_VGA 3-,5-,8-,9- 8- AN7

TXD1 IFPD_L1#
AP7
TXD1 IFPD_L1
U1-4 AK8
IFPD_IOVDD
4/16 DACA AR7
1 L7 2 AJ12
DACA_VDD I2CA_SCL
G1 14- CRT_DDCCLK
TXD2
TXD2
IFPD_L0#
IFPD_L0
AR8
G4 14- CRT_DDCDATA
FBM_10_160808_301A05T I2CA_SDA
AK12
DACA_VREF
L7
HPD GPIO19
C5034 C128 C127 C126 C125 AK13 AM13 14- CRT_HSYNC (USE GPIO20 FOR HPD ON G96)
1 1 1 1 1 DACA_RSET DACA_HSYNC
AL13 14-
DACA_VSYNC CRT_VSYNC
2 2 2 2 2 1 R22
NVIDIA_N10M_GS_TSB_BGA_969P
4.7uF_6.3V
4.7uF_6.3V 1uF_6.3V 4700pF_25V 0.1uF_6.3V 124_1% AM15 14- CRT_R
DACA_RED

2
DACA_GREEN
AM14 14- CRT_G U1-9
9/16 IFPEF
AL14 14- CRT_B DVI - SL
DACA_BLUE
HDMI DVI - DL DP
NVIDIA_N10M_GS_TSB_BGA_969P SDA SDA IFPE_AUX#
AD4 14- DP_AUXN
AE4 14- DP_AUXP
SCL SCL IFPE_AUX
1 R23 1 R24 1 R25 AE5 14- DP_DPB3N
TXC TXC IFPE_L3#
150_1% 150_1% 150_1% +V3S_VGA AE6 14- DP_DPB3P
TXC TXC IFPE_L3

2 2 2 3-,5-,8-,9- AF5 14- DP_DPB2N

TXD0 TXD0 IFPE_L2#
AF4 14- DP_DPB2P
1 L5004 2 AJ6
IFPEF_PLLVDD
TXD0 TXD0 IFPE_L2
E AG4 14- DP_DPB1N
FBM_10_160808_301A05T TXD1 TXD1 IFPE_L1#
C5046 C5042 C5045 C5044 C5043 AL1 AH4 14- DP_DPB1P
1 1 1 1 1 IFPEF_RSET TXD1 TXD1 IFPE_L1
1 R21
2 2 2 2 2 AH5 14- DP_DPB0N
TXD2 TXD2 IFPE_L0#
4.7uF_6.3V AH6 14- DP_DPB0P
2.2uF_6.3V 1uF_6.3V 0.1uF_10V 0.1uF_10V 1K_1% TXD2 TXD2 IFPE_L0

2 L1 14- DP_HPD
HPD GPIO15

+V1.05S AF2
SDA IFPF_AUX#
3-,5-,6-,8- AF3
SCL IFPF_AUX
1 L5005 2 AE7 AH3
IFPE_IOVDD TXC IFPF_L3#
AH2
BLM15AG221SN1D TXC IFPF_L3
C5050 C5051 C5049 C5048 C5047 AD7
1 1 1 1 1 IFPF_IOVDD
AH1
F TXD0 TXD3 IFPF_L2#
2 2 2 2 2 AJ1
TXD0 TXD3 IFPF_L2
U1-6 4.7uF_6.3V
4.7uF_6.3V 1uF_6.3V 0.1uF_10V 0.1uF_10V AJ2
6/16 DACB (G96 DACC)
1 R5118 2
TXD1 TXD4 IFPF_L1#
AG7 G3 AJ3
DACB_VDD I2CB_SCL TXD1 TXD4 IFPF_L1
G2
10K_5% I2CB_SDA
AK6 AL3
DACB_VREF TXD2 TXD5 IFPF_L0#
AL2
TXD2 TXD5 IFPF_L0
AH7 AM1
DACB_RSET DACB_HSYNC
AM2 K6
DACB_VSYNC HPD GPIO21

AK4
DACB_RED
NVIDIA_N10M_GS_TSB_BGA_969P
AL4
DACB_GREEN

NVIDIA_N10M_GS_TSB_BGA_969P
DACB_BLUE
AJ4
INVENTEC
TITLE
Nvidia_VGA_X01
GPU
SIZE CODE DOC. NUMBER REV
A3 CS
CHANGE by CS10G 29-Dec-2008 SHEET 8 OF 14

www.vinafix.vn www.rosefix.com
 +V3S_VGA +V3S_VGA
U1-10 U1-11
3-,5-,8-,9- 10/16 MIOA 3-,5-,8-,9- 11/16 MIOB +V3S_VGA
P9 N1 AA9 Y1
MIOA_VDDQ MIOAD0 MIOB_VDDQ MIOBD0
R9 P4 AB9 Y2 3-,5-,8-,9-
MIOA_VDDQ MIOAD1 MIOB_VDDQ MIOBD1
T9 P1 W9 Y3
MIOA_VDDQ MIOAD2 MIOB_VDDQ MIOBD2
C5062 U9 P2 C5063 Y9 AB3
1 MIOA_VDDQ MIOAD3
P3
1 MIOB_VDDQ MIOBD3
AB2
MIOAD4
T3
MIOBD4
AB1 R5145 1 R5146 1 1 R5147
2 MIOAD5 2 MIOBD5
0.1uF_10V T2 0.1uF_10V AC4
MIOAD6 MIOBD6
T1 AC1
MIOAD7 MIOBD7 45.3K_1%
MIOAD8
U4
MIOBD8
AC2 2 2 2 10K_5%_OPEN
U1 AC3 STRAP0 9-
MIOAD9 MIOBD9 10K_5%_OPEN
U2 AE3
MIOAD10 MIOBD10
U5 U3 AA7 AE2
MIOACAL_PD_VDDQ MIOAD11 MIOBCAL_PD_VDDQ MIOBD11
R6 U6 STRAP1 9-
MIOAD12 MIOBD12
T5 T6 AA6 W6
MIOACAL_PU_GND MIOAD13 MIOBCAL_PU_GND MIOBD13
N6 Y6
MIOAD14 MIOBD14
W5 9- STRAP0 STRAP2 9-
MIOBD15
W7 9- STRAP1
MIOBD16 1 1 1 R5142
N5 AF1 V7 9- STRAP2 R5144 R5143
MIOA_VREF MIOB_VREF MIOBD17
P5
MIOA_CTL3 24.9K_1%
N3 2 2 2
MIOA_HSYNC
MIOA_VSYNC
L3
MIOB_CTL3
W3 10K_5%_OPEN 34.8K_1%
N2 W1
MIOA_DE MIOB_HSYNC
W2
MIOB_VSYNC
Y5
MIOB_DE
R4
MIOA_CLKOUT
T4
1 R5140 2
MIOA_CLKOUT#
N4 V4
MIOA_CLKIN MIOB_CLKOUT
W4
10K_5%
1 R5141 2
MIOB_CLKOUT#
NVIDIA_N10M_GS_TSB_BGA_969P MIOB_CLKIN
AE1 +V3S_VGA
10K_5%
NVIDIA_N10M_GS_TSB_BGA_969P 3-,5-,8-,9-

1 1 1 R5138
+V3S_VGA R5136 R5137
3-,5-,8-,9-
10K_5%_OPEN
2 2 2
9- 10K_5%_OPEN 15K_1%
1 C132 ROM_SI
2 0.1uF_10V
ROM_SO 9-
2200pF_50V
C133 U2
1 2 1 8 1 R5123 2 14- 9-
VCC SMBCLK EC_CLK ROM_SCLK
D+ 9- 2 7
DXP SMBDATA 0_5% 1 R5124 2 1 R5134 1 1 R5133
D- 9- 3
DXN ALERT#
6 14- EC_DATA R5135
THERM# 4 5 0_5%
THERM# GND
9-,14-
GMT_G784_MSOP_8P 15K_1% 2 2 2
10K_5%_OPEN
4.99K_1%

1 R5121 1 R5122
0_5% 0_5%
+V3S_VGA
U1-13
U1-12 2 2 13/16 MISC2 3-,5-,8-,9-
12/16 MISC1 J26 C3
RFU ROM_CS#
D- 9- B4 E2 J25
THERMDN I2CS_SCL RFU
E1 D3 9- ROM_SI
I2CS_SDA ROM_SI 1 R208 1 R209
+V3S_VGA C4 9- ROM_SO C207
E3 14-
ROM_SO
D4 9- 2.2K_1% 2.2K_1% 1
I2CC_SCL LCM_DDCCLK ROM_SCLK ROM_SCLK
E4 14- GT216 G96 U11
I2CC_SDA LCM_DDCDATA 3-,5-,8-,9- 2
D7 1 NC VCC 8 2 2 0.1uF_16V
RFU HDA_BCLK
I2CD_SCL RFU
F4 D6
RFU HDA_RST#
2 NC WP 7
D+ 9- B5 G5 C7 3 NC SCL 6
THERMDP I2CD_SDA RFU
D5
R5150 1 1 R5151 1 R5152
B7
RFU HDA_SDI
4 5
I2CE_SCL RFU +V3S_VGA RFU HDA_SDD GND SDA
E5 10K_5% 10K_5% 10K_5% A7
I2CE_SDA RFU RFU HDA_SYNC
0_5%_OPEN 3-,5-,8-,9- ATM_AT24C16BN_SHBY_B_SOIC_8P
G96 GT216 2 2 2 F6
1 R204 2
I2CH_SCL
K3 14- LCM_3S_INVPWM
GPIO2
H3 14- LCM_3S_VDDEN
GT216 G96 G6
GPIO3
H2 14- 1 R35 2 AB5
I2CH_SDA
GPIO4 LCM_3S_BKLTEN CEC DACB_CSYNC
H1 3- GPU_VID0
GPIO5 10K_5% 1 R5139 2
H4 3- GPU_VID1 A5
GPIO6 SPDIF
H5
GPIO7
1 R205 2
10K_5%
H6 9-,14- THERM# A4
GPIO8 G96 BUFRST#
TP1 AP14 J7
TP2 AR14
JTAG_TCK GPIO9
K4
0_5%_OPEN 1 R5129 1 R5130 1 R5131
C5
TP3 AN14
JTAG_TMS GPIO10
K5 10K_5% 10K_5% 10K_5% 40.2K_1% PGOOD_OUT* RFU
1 R36 2
JTAG_TDI GPIO11
TP4 AN16 H7 14- DCIN_BLED# N9
JTAG_TDO GPIO12 MULTI_STRAP_REF0_GND
AP16 J4 2 2 2 1 2 M9
JTAG_TRST# GPIO13 MULTI_STRAP_REF1_GND
J6 +V3S_VGA R37 AK14
1 R5157 2
GPIO14 GND
K9
R5154 1
L2
40.2K_1% GND
GPIO16 10K_5% 3-,5-,8-,9-
10K_5% L4 NVIDIA_N10M_GS_TSB_BGA_969P
1 R5132 2
GPIO17
M4
GPIO18
2 100K_5%
G96 GT216
L5
HPD-D GPIO20

L6
SWAP_RDY_A_GPIO22
STEREO_GPIO23

NVIDIA_N10M_GS_TSB_BGA_969P
M6
INVENTEC
TITLE
Nvidia_VGA_X01
GPU
SIZE CODE DOC. NUMBER REV
A3 CS
CHANGE by CS10G 5-Dec-2008 SHEET 9 OF 14

www.vinafix.vn www.rosefix.com
 U5005 6- FBA_D(16:23)
U5004 6- FBA_D(24:31) FBA_VREF0 10- M9
VREFCA DQL0
F8 FBA_D(16)
FBA_VREF0 10- M9
VREFCA DQL0
E4 FBA_D(24) H2
VREFDQ DQL1
H9 FBA_D(17)
H2 H4 FBA_D(25) FBA_CMD(30:0) H8 FBA_D(18)
VREFDQ DQL1 DQL2
FBA_CMD(30:0) DQL2
F8 FBA_D(26) FBA_CMD(7) N4
A0 DQL3
F9 FBA_D(19)
6-,10-,11-
FBA_CMD(7) N4
A0 DQL3
F3 FBA_D(27) FBA_CMD(20) P8
A1 DQL4
G3 FBA_D(20)
6-,10-,11-
FBA_CMD(20) P8 G3 FBA_D(28) FBA_CMD(4) P4 E4 FBA_D(21)
A1 DQL4 A2 DQL5
FBA_CMD(4) P4
A2 DQL5
H8 FBA_D(29) FBA_CMD(14) N3
A3 DQL6
F3 FBA_D(22)
FBA_CMD(14) N3
A3 DQL6
F9 FBA_D(30) FBA_CMD(17) P9
A4 DQL7
H4 FBA_D(23)
FBA_CMD(17) P9 H9 FBA_D(31) FBA_CMD(6) P3
A4 DQL7 A5
FBA_CMD(6) P3
A5
FBA_CMD(26) R9
A6
6- FBA_D(8:15)
FBA_CMD(26) R9
A6
6- FBA_D(0:7) FBA_CMD(3) R3
A7 DQU0
A3 FBA_D(8)
FBA_CMD(3) R3 C3 FBA_D(0) FBA_CMD(1) T9 A4 FBA_D(9)
A7 DQU0 A8 DQU1
FBA_CMD(1) T9
A8 DQU1
A4 FBA_D(1) FBA_CMD(10) R4
A9 DQU2
C3 FBA_D(10)
FBA_CMD(10) R4
A9 DQU2
A3 FBA_D(2) FBA_CMD(21) L8
A10_AP DQU3
C4 FBA_D(11)
FBA_CMD(21) L8
A10_AP DQU3
C4 FBA_D(3) FBA_CMD(5) R8
A11 DQU4
A8 FBA_D(12)
FBA_CMD(5) R8
A11 DQU4
A8 FBA_D(4) FBA_CMD(22) N8
A12 DQU5
B9 FBA_D(13)
FBA_CMD(22) N8
A12 DQU5
B9 FBA_D(5) FBA_CLK0 6-,10- FBA_CMD(18) T4
A13 DQU6
D8 FBA_D(14)
FBA_CMD(18) T4
A13 DQU6
D8 FBA_D(6) FBA_CMD(29) T8
A14 DQU7
C9 FBA_D(15)
FBA_CMD(29) T8 C9 FBA_D(7) FBA_CMD(30) M8
+V1.5S
A14 DQU7 1 R5053 A15_BA3
FBA_CMD(30) M8
A15_BA3 +V1.5S 243_1% FBA_CMD(12) M3
BA0 VDD#B3
B3
FBA_CMD(12) M3
BA0 VDD#B3
B3 FBA_CMD(9) N9
BA1 VDD#D10
D10 3-,4-,6-,10-,11-,12-,13-,14-
FBA_CMD(9) N9 D10 3-,4-,6-,10-,11-,12-,13-,14- 2 FBA_CMD(13) M4 G8
BA1 VDD#D10 BA2 VDD#G8
FBA_CMD(13) M4
BA2 VDD#G8
G8
VDD#K3
K3
K3 FBA_CLK0# 6-,10- K9
VDD#K3 VDD#K9
K9 N2
VDD#K9 VDD#N2
N2 FBA_CLK0 6-,10- J8 N10
VDD#N2 CK VDD#N10
FBA_CLK0 6-,10- J8 N10 FBA_CLK0# 6-,10- K8 R2
CK VDD#N10 CK VDD#R2
FBA_CLK0# 6-,10- K8 R2 FBA_CMD(0) K10 R10
CK VDD#R2 CKE_CKE0 VDD#R10 +V1.5S
FBA_CMD(0) K10
CKE_CKE0 VDD#R10
R10
+V1.5S
FBA_CMD(25) K2
ODT VDDQ#A2
A2
FBA_CMD(25) K2 A2 FBA_CMD(2) L3 A9 3-,4-,6-,10-,11-,12-,13-,14-
ODT VDDQ#A2 CS VDDQ#A9
FBA_CMD(2) L3
CS VDDQ#A9
A9 3-,4-,6-,10-,11-,12-,13-,14- FBA_CMD(24) J4
RAS VDDQ#C2
C2
FBA_CMD(24) J4
RAS VDDQ#C2
C2 FBA_CMD(8) K4
CAS VDDQ#C10
C10
FBA_CMD(8) K4
CAS VDDQ#C10
C10 FBA_CMD(19) L4
WE VDDQ#D3
D3
FBA_CMD(19) L4
WE VDDQ#D3
D3
VDDQ#E10
E10
E10 F2
VDDQ#E10 VDDQ#F2
F2 FBA_DQS(2) 6- F4 H3
VDDQ#F2 DQSL VDDQ#H3
FBA_DQS(3) 6- F4 H3 FBA_DQS(1) 6- C8 H10
DQSL VDDQ#H3 DQSU VDDQ#H10
FBA_DQS(0) 6- C8 H10
DQSU VDDQ#H10
FBA_DQM(2) 6- E8 A10
DML VSS#A10
FBA_DQM(3) 6- E8 A10 FBA_DQM(1) 6- D4 B4
DML VSS#A10 DMU VSS#B4
FBA_DQM(0) 6- D4 B4 E2
DMU VSS#B4 VSS#E2
E2 G9
VSS#E2 VSS#G9
G9 FBA_DQSN(2) 6- G4 J3
VSS#G9 DQSL# VSS#J3
FBA_DQSN(3) 6- G4 J3 FBA_DQSN(1) 6- B8 J9
DQSL# VSS#J3 DQSU# VSS#J9
FBA_DQSN(0) 6- B8 J9 M2
DQSU# VSS#J9 VSS#M2
M2 M10
VSS#M2 VSS#M10
M10 P2
VSS#M10 VSS#P2
P2 FBA_CMD(28) 6-,10-,11- T3 P10
VSS#P2 RESET VSS#P10
FBA_CMD(28) 6-,10-,11- T3 P10 T2
RESET VSS#P10 VSS#T2
T2 L9 T10
VSS#T2 ZQ_ZQ0 VSS#T10
L9 T10
ZQ_ZQ0 VSS#T10

1
B2
1 R5025 R41 VSSQ#B2
1

B2 B10
10K_5% R40 VSSQ#B2 VSSQ#B10
B10 243_1% D2
1 R5048 2
VSSQ#B10 VSSQ#D2
243_1% D2 FBA_CMD(25) 6-,10-,11- D9

2
VSSQ#D2 VSSQ#D9
2 D9 10K_5% E3
2

VSSQ#D9 VSSQ#E3
E3 J2 E9
VSSQ#E3 NC_ODT VSSQ#E9
J2 E9 L2 F10
NC_ODT VSSQ#E9 NC_CSI VSSQ#F10
L2 F10 J10 G2
NC_CSI VSSQ#F10 NC_CE1 VSSQ#G2
J10 G2 L10 G10
1 R5032 2
NC_CE1 VSSQ#G2 NC_ZQ1 VSSQ#G10
L10 G10 FBA_CMD(27) 6-,10-,11-
NC_ZQ1 VSSQ#G10
100_5% SAM_K4B1G1646D_HCF7_FBGA_100P
+V1.5S SAM_K4B1G1646D_HCF7_FBGA_100P

3-,4-,6-,10-,11-,12-,13-,14- +V1.5S
3-,4-,6-,10-,11-,12-,13-,14-

C135 C136 C137 C138 C139 C140 C141

1 1 1 1 1 1 1
2 2 2 2 2 2 2 C143 C144 C145 C146 C147 C148 C149
1 1 1 1 1 1 1
0.1uF_10V 0.1uF_10V 0.1uF_10V 0.1uF_10V 0.1uF_10V 1uF_6.3V 1uF_6.3V
2 2 2 2 2 2 2
0.1uF_10V 0.1uF_10V 0.1uF_10V 0.1uF_10V 0.1uF_10V 1uF_6.3V 1uF_6.3V

+V1.5S +V1.5S

3-,4-,6-,10-,11-,12-,13-,14- 3-,4-,6-,10-,11-,12-,13-,14-
1 R5027 1 R5155

1.1K_1% 1.1K_1%
2 2

10- 11-
FBA_VREF0 FBA_VREF1

1 R5028 1 R73
C5032 C167
1 1
2 2
2 0.01uF_16V 2 0.01uF_16V
1.1K_1% 1.1K_1%

INVENTEC
TITLE
Nvidia_VGA_X01
VRAM
SIZE CODE DOC. NUMBER REV
A3 CS
CHANGE by CS10G 26-Dec-2008 SHEET 10 OF 14

www.vinafix.vn www.rosefix.com
 U5007 6- FBA_D(32:39)
U5006 6- FBA_D(40:47) FBA_VREF1 10-,11- M9
VREFCA DQL0
F3 FBA_D(32)
FBA_VREF1 10-,11- M9
VREFCA DQL0
H9 FBA_D(40) H2
VREFDQ DQL1
E4 FBA_D(33)
H2
VREFDQ DQL1
E4 FBA_D(41) FBA_CMD(30:0) DQL2
G3 FBA_D(34)
FBA_CMD(30:0) DQL2
H8 FBA_D(42) FBA_CMD(22) N4
A0 DQL3
H4 FBA_D(35)
6-,10-,11-
FBA_CMD(22) N4 F9 FBA_D(43) FBA_CMD(4) P8 H8 FBA_D(36)
6-,10-,11- A0 DQL3 A1 DQL4
FBA_CMD(4) P8
A1 DQL4
H4 FBA_D(44) FBA_CMD(20) P4
A2 DQL5
F8 FBA_D(37)
FBA_CMD(20) P4
A2 DQL5
F8 FBA_D(45) FBA_CMD(9) N3
A3 DQL6
F9 FBA_D(38)
FBA_CMD(9) N3 G3 FBA_D(46) FBA_CMD(6) P9 H9 FBA_D(39)
A3 DQL6 A4 DQL7
FBA_CMD(6) P9
A4 DQL7
F3 FBA_D(47) FBA_CMD(17) P3
A5
FBA_CMD(17) P3
A5
FBA_CMD(3) R9
A6
6- FBA_D(48:55)
FBA_CMD(3) R9 6- FBA_D(56:63) FBA_CMD(26) R3 C9 FBA_D(48)
A6 A7 DQU0
FBA_CMD(26) R3
A7 DQU0
C9 FBA_D(56) FBA_CMD(1) T9
A8 DQU1
B9 FBA_D(49)
FBA_CMD(1) T9
A8 DQU1
B9 FBA_D(57) FBA_CLK1 6-,11- FBA_CMD(5) R4
A9 DQU2
A8 FBA_D(50)
FBA_CMD(5) R4 D8 FBA_D(58) FBA_CMD(19) L8 D8 FBA_D(51)
A9 DQU2 A10_AP DQU3
FBA_CMD(19) L8 C4 FBA_D(59) FBA_CMD(10) R8 A4 FBA_D(52)
A10_AP DQU3 1 R5070 A11 DQU4
FBA_CMD(10) R8
A11 DQU4
A3 FBA_D(60) FBA_CMD(7) N8
A12 DQU5
C4 FBA_D(53)
FBA_CMD(7) N8 A8 FBA_D(61) 243_1% FBA_CMD(29) T4 C3 FBA_D(54)
A12 DQU5 A13 DQU6
FBA_CMD(29) T4
A13 DQU6
C3 FBA_D(62) FBA_CMD(18) T8
A14 DQU7
A3 FBA_D(55)
FBA_CMD(18) T8 A4 FBA_D(63) 2 FBA_CMD(13) M8
A14 DQU7 A15_BA3 +V1.5S
FBA_CMD(13) M8
A15_BA3 +V1.5S
FBA_CLK1# 6-,11- FBA_CMD(12) M3
BA0 VDD#B3
B3
FBA_CMD(12) M3
BA0 VDD#B3
B3 FBA_CMD(14) N9
BA1 VDD#D10
D10
3-,4-,6-,10-,11-,12-,13-,14-
FBA_CMD(14) N9
BA1 VDD#D10
D10 3-,4-,6-,10-,11-,12-,13-,14- FBA_CMD(30) M4
BA2 VDD#G8
G8
FBA_CMD(30) M4
BA2 VDD#G8
G8
VDD#K3
K3
K3 K9
VDD#K3 VDD#K9
K9 N2
VDD#K9 VDD#N2
N2 FBA_CLK1 6-,11- J8 N10
VDD#N2 CK VDD#N10
FBA_CLK1 6-,11- J8 N10 FBA_CLK1# 6-,11- K8 R2
CK VDD#N10 CK VDD#R2
FBA_CLK1# 6-,11- K8
CK VDD#R2
R2 FBA_CMD(27) K10
CKE_CKE0 VDD#R10
R10
+V1.5S
FBA_CMD(27) K10
CKE_CKE0 VDD#R10
R10
+V1.5S
FBA_CMD(16) K2 A2
ODT VDDQ#A2
FBA_CMD(16) K2
ODT VDDQ#A2
A2 FBA_CMD(11) L3
CS VDDQ#A9
A9 3-,4-,6-,10-,11-,12-,13-,14-
FBA_CMD(11) L3
CS VDDQ#A9
A9 3-,4-,6-,10-,11-,12-,13-,14- FBA_CMD(24) J4
RAS VDDQ#C2
C2
FBA_CMD(24) J4 C2 FBA_CMD(8) K4 C10
RAS VDDQ#C2 CAS VDDQ#C10
FBA_CMD(8) K4
CAS VDDQ#C10
C10 FBA_CMD(21) L4
WE VDDQ#D3
D3
FBA_CMD(21) L4
WE VDDQ#D3
D3
VDDQ#E10
E10
E10 F2
VDDQ#E10 VDDQ#F2
F2 FBA_DQS(4) 6- F4 H3
VDDQ#F2 DQSL VDDQ#H3
FBA_DQS(5) 6- F4 H3 FBA_DQS(6) 6- C8 H10
DQSL VDDQ#H3 DQSU VDDQ#H10
FBA_DQS(7) 6- C8 H10
DQSU VDDQ#H10
6-,10-,11- 1 R57 2 6- E8 A10
FBA_CMD(0) FBA_DQM(4) DML VSS#A10
FBA_DQM(5) 6- E8 A10 FBA_DQM(6) 6- D4 B4
DML VSS#A10 10K_5% DMU VSS#B4
FBA_DQM(7) 6- D4 B4 E2
DMU VSS#B4 VSS#E2
E2 G9
VSS#E2 VSS#G9
G9 FBA_DQSN(4) 6- G4 J3
VSS#G9 DQSL# VSS#J3
FBA_DQSN(5) 6- G4 J3 FBA_DQSN(6) 6- B8 J9
1 R5058 2
DQSL# VSS#J3 DQSU# VSS#J9
FBA_DQSN(7) 6- B8 J9 FBA_CMD(16) 6-,10-,11- M2
DQSU# VSS#J9 VSS#M2
M2 M10
VSS#M2 100_5% VSS#M10
M10 P2
VSS#M10 VSS#P2
P2 FBA_CMD(28) 6-,10-,11- T3 P10
VSS#P2 RESET VSS#P10
FBA_CMD(28) 6-,10-,11- T3 P10 T2
RESET VSS#P10 VSS#T2
T2 L9 T10
VSS#T2 ZQ_ZQ0 VSS#T10
L9 T10
ZQ_ZQ0 VSS#T10

1
B2
R71 VSSQ#B2
1

B2 B10
R60 VSSQ#B2 VSSQ#B10
B10 243_1% D2
VSSQ#B10 VSSQ#D2
243_1% D2 D9

2
VSSQ#D2 VSSQ#D9
D9 E3
2

VSSQ#D9 VSSQ#E3
E3 J2 E9
VSSQ#E3 NC_ODT VSSQ#E9
J2 E9 L2 F10
NC_ODT VSSQ#E9 NC_CSI VSSQ#F10
L2 F10 J10 G2
NC_CSI VSSQ#F10 NC_CE1 VSSQ#G2
J10 G2 L10 G10
NC_CE1 VSSQ#G2 NC_ZQ1 VSSQ#G10
L10 G10
NC_ZQ1 VSSQ#G10
SAM_K4B1G1646D_HCF7_FBGA_100P
SAM_K4B1G1646D_HCF7_FBGA_100P

+V1.5S

+V1.5S 3-,4-,6-,10-,11-,12-,13-,14-

3-,4-,6-,10-,11-,12-,13-,14-

C159 C160 C161 C162 C163 C164 C165

1 1 1 1 1 1 1
C151 C152 C153 C154 C155 C156 C157 2 2 2 2 2 2 2
1 1 1 1 1 1 1 0.1uF_10V 0.1uF_10V 0.1uF_10V 0.1uF_10V 0.1uF_10V 1uF_6.3V 1uF_6.3V
2 2 2 2 2 2 2
0.1uF_10V 0.1uF_10V 0.1uF_10V 0.1uF_10V 0.1uF_10V 1uF_6.3V 1uF_6.3V

INVENTEC
TITLE
Nvidia_VGA_X01
VRAM
SIZE CODE DOC. NUMBER REV
A3 CS
CHANGE by CS10G 6-Apr-2009 SHEET 11 OF 14

www.vinafix.vn www.rosefix.com
 U5009 6- FBC_D(16:23)
U5008 6- FBC_D(24:31) FBC_VREF0 12- M9
VREFCA DQL0
F3 FBC_D(16)
FBC_VREF0 12- M9
VREFCA DQL0
H4 FBC_D(24) H2
VREFDQ DQL1
H4 FBC_D(17)
H2 F8 FBC_D(25) FBC_CMD(30:0) H8 FBC_D(18)
VREFDQ DQL1 DQL2
FBC_CMD(30:0) DQL2
H8 FBC_D(26) FBC_CMD(7) N4
A0 DQL3
G3 FBC_D(19)
6-,12-,13-
FBC_CMD(7) N4
A0 DQL3
F9 FBC_D(27) FBC_CMD(20) P8
A1 DQL4
H9 FBC_D(20)
6-,12-,13-
FBC_CMD(20) P8 H9 FBC_D(28) FBC_CMD(4) P4 E4 FBC_D(21)
A1 DQL4 A2 DQL5
FBC_CMD(4) P4
A2 DQL5
F3 FBC_D(29) FBC_CMD(14) N3
A3 DQL6
F8 FBC_D(22)
FBC_CMD(14) N3
A3 DQL6
E4 FBC_D(30) FBC_CLK0 6-,12- FBC_CMD(17) P9
A4 DQL7
F9 FBC_D(23)
FBC_CMD(17) P9 G3 FBC_D(31) FBC_CMD(6) P3
A4 DQL7 A5
FBC_CMD(6) P3 FBC_CMD(26) R9 6- FBC_D(8:15)
A5 1 R5092 A6
FBC_CMD(26) R9
A6
6- FBC_D(0:7) FBC_CMD(3) R3
A7 DQU0
C9 FBC_D(8)
FBC_CMD(3) R3 B9 FBC_D(0) 243_1% FBC_CMD(1) T9 B9 FBC_D(9)
A7 DQU0 A8 DQU1
FBC_CMD(1) T9
A8 DQU1
D8 FBC_D(1) FBC_CMD(10) R4
A9 DQU2
D8 FBC_D(10)
FBC_CMD(10) R4
A9 DQU2
C9 FBC_D(2) 2 FBC_CMD(21) L8
A10_AP DQU3
A8 FBC_D(11)
FBC_CMD(21) L8
A10_AP DQU3
A8 FBC_D(3) FBC_CMD(5) R8
A11 DQU4
A3 FBC_D(12)
FBC_CMD(5) R8
A11 DQU4
A3 FBC_D(4) FBC_CLK0# 6-,12- FBC_CMD(22) N8
A12 DQU5
C3 FBC_D(13)
FBC_CMD(22) N8
A12 DQU5
C4 FBC_D(5) FBC_CMD(18) T4
A13 DQU6
A4 FBC_D(14)
FBC_CMD(18) T4
A13 DQU6
A4 FBC_D(6) FBC_CMD(29) T8
A14 DQU7
C4 FBC_D(15)
FBC_CMD(29) T8
A14 DQU7
C3 FBC_D(7) FBC_CMD(30) M8
A15_BA3 +V1.5S
FBC_CMD(30) M8
A15_BA3 +V1.5S
FBC_CMD(12) M3
BA0 VDD#B3
B3
FBC_CMD(12) M3
BA0 VDD#B3
B3 FBC_CMD(9) N9
BA1 VDD#D10
D10 3-,4-,6-,10-,11-,12-,13-,14-
FBC_CMD(9) N9 D10 3-,4-,6-,10-,11-,12-,13-,14- FBC_CMD(13) M4 G8
BA1 VDD#D10 BA2 VDD#G8
FBC_CMD(13) M4
BA2 VDD#G8
G8
VDD#K3
K3
K3 K9
VDD#K3 VDD#K9
K9 N2
VDD#K9 VDD#N2
N2 FBC_CLK0 6-,12- J8 N10
VDD#N2 CK VDD#N10
FBC_CLK0 6-,12- J8 N10 FBC_CLK0# 6-,12- K8 R2
CK VDD#N10 CK VDD#R2
FBC_CLK0# 6-,12- K8 R2 FBC_CMD(0) K10 R10
CK VDD#R2 CKE_CKE0 VDD#R10 +V1.5S
FBC_CMD(0) K10
CKE_CKE0 VDD#R10
R10
+V1.5S
FBC_CMD(25) K2
ODT VDDQ#A2
A2
FBC_CMD(25) K2 A2 FBC_CMD(2) L3 A9 3-,4-,6-,10-,11-,12-,13-,14-
FBC_CMD(2) L3
ODT VDDQ#A2
A9 3-,4-,6-,10-,11-,12-,13-,14- 6-,12-,13- 1 R136 2 FBC_CMD(24) J4
CS VDDQ#A9
C2
CS VDDQ#A9 FBC_CMD(25) RAS VDDQ#C2
FBC_CMD(24) J4
RAS VDDQ#C2
C2
10K_5% FBC_CMD(8) K4
CAS VDDQ#C10
C10
FBC_CMD(8) K4
CAS VDDQ#C10
C10 FBC_CMD(19) L4
WE VDDQ#D3
D3
FBC_CMD(19) L4
WE VDDQ#D3
D3
VDDQ#E10
E10
E10 F2
VDDQ#E10 VDDQ#F2
F2 FBC_DQS(2) 6- F4 H3
VDDQ#F2 DQSL VDDQ#H3
FBC_DQS(3) 6- F4 H3 FBC_DQS(1) 6- C8 H10
DQSL VDDQ#H3 DQSU VDDQ#H10
FBC_DQS(0) 6- C8 H10
DQSU VDDQ#H10
FBC_DQM(2) 6- E8 A10
DML VSS#A10
FBC_DQM(3) 6- E8 A10 FBC_DQM(1) 6- D4 B4
DML VSS#A10 DMU VSS#B4
FBC_DQM(0) 6- D4 B4 E2
DMU VSS#B4 VSS#E2
E2 G9
VSS#E2 VSS#G9
G9 FBC_DQSN(2) 6- G4 J3
VSS#G9 DQSL# VSS#J3
FBC_DQSN(3) 6- G4 J3 FBC_DQSN(1) 6- B8 J9
DQSL# VSS#J3 DQSU# VSS#J9
FBC_DQSN(0) 6- B8 J9 M2
DQSU# VSS#J9 VSS#M2
M2 M10
VSS#M2 VSS#M10
M10 P2
VSS#M10 VSS#P2
P2 FBC_CMD(28) 6-,12-,13- T3 P10
VSS#P2 RESET VSS#P10
FBC_CMD(28) 6-,12-,13- T3 P10 T2
RESET VSS#P10 VSS#T2
T2 L9 T10
VSS#T2 ZQ_ZQ0 VSS#T10
L9 T10
ZQ_ZQ0 VSS#T10

1
B2
1 R5073 R139 VSSQ#B2
1

B2 B10
10K_5% R116 VSSQ#B2 VSSQ#B10
B10 243_1% D2
VSSQ#B10 VSSQ#D2
243_1% D2 D9

2
VSSQ#D2 VSSQ#D9
2 D9 E3
2

VSSQ#D9 VSSQ#E3
E3 J2 E9
VSSQ#E3 NC_ODT VSSQ#E9
J2 E9 L2 F10
NC_ODT VSSQ#E9 NC_CSI VSSQ#F10
L2 F10 J10 G2
NC_CSI VSSQ#F10 NC_CE1 VSSQ#G2
J10 G2 L10 G10
NC_CE1 VSSQ#G2 NC_ZQ1 VSSQ#G10
L10 G10
NC_ZQ1 VSSQ#G10
SAM_K4B1G1646D_HCF7_FBGA_100P
+V1.5S SAM_K4B1G1646D_HCF7_FBGA_100P

3-,4-,6-,10-,11-,12-,13-,14- +V1.5S
3-,4-,6-,10-,11-,12-,13-,14-

C171 C172 C173 C174 C175 C176 C177

1 1 1 1 1 1 1
2 2 2 2 2 2 2 C179 C180 C181 C183 C184 C185 C186
0.1uF_10V 0.1uF_10V 0.1uF_10V 0.1uF_10V 0.1uF_10V 1uF_6.3V 1uF_6.3V 1 1 1 1 1 1 1
2 2 2 2 2 2 2
0.1uF_10V 0.1uF_10V 0.1uF_10V 0.1uF_10V 0.1uF_10V 1uF_6.3V 1uF_6.3V

+V1.5S

3-,4-,6-,10-,11-,12-,13-,14-
+V1.5S 1 R142

3-,4-,6-,10-,11-,12-,13-,14-
1 R5074 1.1K_1%
2

13-
1.1K_1% FBC_VREF1
2
1 R141
FBC_VREF0 12- C187
1
1 R5075 2
C5033 2 0.01uF_10V
1 1.1K_1%
2
2 0.01uF_16V
1.1K_1%

INVENTEC
TITLE
Nvidia_VGA_X01
VRAM
SIZE CODE DOC. NUMBER REV
A3 CS
CHANGE by CS10G 6-Apr-2009 SHEET 12 OF 14

www.vinafix.vn www.rosefix.com
 U5011 6- FBC_D(32:39)
U5010 6- FBC_D(40:47) FBC_VREF1 12-,13- M9
VREFCA DQL0
H9 FBC_D(32)
FBC_VREF1 12-,13- M9
VREFCA DQL0
F3 FBC_D(40) H2
VREFDQ DQL1
F8 FBC_D(33)
H2
VREFDQ DQL1
G3 FBC_D(41) FBC_CMD(30:0) DQL2
H8 FBC_D(34)
FBC_CMD(30:0) E4 FBC_D(42) FBC_CMD(22) N4 F9 FBC_D(35)
DQL2 6-,12-,13- A0 DQL3
FBC_CMD(22) N4
A0 DQL3
H4 FBC_D(43) FBC_CMD(4) P8
A1 DQL4
E4 FBC_D(36)
6-,12-,13-
FBC_CMD(4) P8
A1 DQL4
F8 FBC_D(44) FBC_CMD(20) P4
A2 DQL5
F3 FBC_D(37)
FBC_CMD(20) P4 H9 FBC_D(45) FBC_CMD(9) N3 H4 FBC_D(38)
A2 DQL5 A3 DQL6
FBC_CMD(9) N3
A3 DQL6
H8 FBC_D(46) FBC_CLK1 6-,13- FBC_CMD(6) P9
A4 DQL7
G3 FBC_D(39)
FBC_CMD(6) P9
A4 DQL7
F9 FBC_D(47) FBC_CMD(17) P3
A5
FBC_CMD(17) P3 FBC_CMD(3) R9 6- FBC_D(48:55)
FBC_CMD(3) R9
A5
6-
1 R5117 FBC_CMD(26) R3
A6
A3 FBC_D(48)
A6 FBC_D(56:63) A7 DQU0
FBC_CMD(26) R3 A3 FBC_D(56) 243_1% FBC_CMD(1) T9 A4 FBC_D(49)
A7 DQU0 A8 DQU1
FBC_CMD(1) T9 A4 FBC_D(57) FBC_CMD(5) R4 C3 FBC_D(50)
A8 DQU1 A9 DQU2
FBC_CMD(5) R4
A9 DQU2
C4 FBC_D(58) 2 FBC_CMD(19) L8
A10_AP DQU3
C4 FBC_D(51)
FBC_CMD(19) L8
A10_AP DQU3
C3 FBC_D(59) FBC_CMD(10) R8
A11 DQU4
A8 FBC_D(52)
FBC_CMD(10) R8
A11 DQU4
D8 FBC_D(60) FBC_CLK1# 6-,13- FBC_CMD(7) N8
A12 DQU5
D8 FBC_D(53)
FBC_CMD(7) N8
A12 DQU5
A8 FBC_D(61) FBC_CMD(29) T4
A13 DQU6
C9 FBC_D(54)
FBC_CMD(29) T4
A13 DQU6
C9 FBC_D(62) FBC_CMD(18) T8
A14 DQU7
B9 FBC_D(55)
FBC_CMD(18) T8
A14 DQU7
B9 FBC_D(63) FBC_CMD(13) M8
A15_BA3 +V1.5S
FBC_CMD(13) M8
A15_BA3 +V1.5S
FBC_CMD(12) M3
BA0 VDD#B3
B3
FBC_CMD(12) M3
BA0 VDD#B3
B3 FBC_CMD(14) N9
BA1 VDD#D10
D10
3-,4-,6-,10-,11-,12-,13-,14-
FBC_CMD(14) N9
BA1 VDD#D10
D10 3-,4-,6-,10-,11-,12-,13-,14- FBC_CMD(30) M4
BA2 VDD#G8
G8
FBC_CMD(30) M4 G8 K3
BA2 VDD#G8 VDD#K3
K3 K9
VDD#K3 VDD#K9
K9 N2
VDD#K9 VDD#N2
N2 FBC_CLK1 6-,13- J8 N10
VDD#N2 CK VDD#N10
FBC_CLK1 6-,13- J8 N10 FBC_CLK1# 6-,13- K8 R2
CK VDD#N10 CK VDD#R2
FBC_CLK1# 6-,13- K8
CK VDD#R2
R2 FBC_CMD(27) K10
CKE_CKE0 VDD#R10
R10
+V1.5S
FBC_CMD(27) K10 R10
CKE_CKE0 VDD#R10 +V1.5S
FBC_CMD(16) K2
ODT VDDQ#A2
A2
FBC_CMD(16) K2
ODT VDDQ#A2
A2 FBC_CMD(11) L3
CS VDDQ#A9
A9 3-,4-,6-,10-,11-,12-,13-,14-
FBC_CMD(11) L3 A9 3-,4-,6-,10-,11-,12-,13-,14- FBC_CMD(24) J4 C2
FBC_CMD(24) J4
CS VDDQ#A9
C2 6-,12-,13- 1 R171 2 FBC_CMD(8) K4
RAS VDDQ#C2
C10
RAS VDDQ#C2 FBC_CMD(27) CAS VDDQ#C10
FBC_CMD(8) K4
CAS VDDQ#C10
C10
100_5% FBC_CMD(21) L4
WE VDDQ#D3
D3
FBC_CMD(21) L4
WE VDDQ#D3
D3
VDDQ#E10
E10
E10 F2
VDDQ#E10 VDDQ#F2
F2 FBC_DQS(4) 6- F4 H3
VDDQ#F2 DQSL VDDQ#H3
FBC_DQS(5) 6- F4 H3 FBC_DQS(6) 6- C8 H10
DQSL VDDQ#H3 DQSU VDDQ#H10
FBC_DQS(7) 6- C8 H10
1 R5094 2
DQSU VDDQ#H10
FBC_CMD(0) 6-,12-,13- FBC_DQM(4) 6- E8 A10
DML VSS#A10
FBC_DQM(5) 6- E8 A10 FBC_DQM(6) 6- D4 B4
DML VSS#A10 10K_5% DMU VSS#B4
FBC_DQM(7) 6- D4 B4 E2
DMU VSS#B4 VSS#E2
E2 G9
VSS#E2 VSS#G9
G9 FBC_DQSN(4) 6- G4 J3
VSS#G9 DQSL# VSS#J3
FBC_DQSN(5) 6- G4 J3 FBC_DQSN(6) 6- B8 J9
DQSL# VSS#J3 DQSU# VSS#J9
FBC_DQSN(7) 6- B8 J9 M2
DQSU# VSS#J9
M2 6-,12-,13- 1 R5114 2 VSS#M2
M10
VSS#M2 FBC_CMD(16) VSS#M10
M10 P2
VSS#M10 100_5% VSS#P2
P2 FBC_CMD(28) 6-,12-,13- T3 P10
VSS#P2 RESET VSS#P10
FBC_CMD(28) 6-,12-,13- T3 P10 T2
RESET VSS#P10 VSS#T2
T2 L9 T10
VSS#T2 ZQ_ZQ0 VSS#T10
L9 T10
ZQ_ZQ0 VSS#T10

1
B2
R185 VSSQ#B2
1

B2 B10
R147 VSSQ#B2 VSSQ#B10
B10 243_1% D2
VSSQ#B10 VSSQ#D2
243_1% D2 D9

2
VSSQ#D2 VSSQ#D9
D9 E3
2

VSSQ#D9 VSSQ#E3
E3 J2 E9
VSSQ#E3 NC_ODT VSSQ#E9
J2 E9 L2 F10
NC_ODT VSSQ#E9 NC_CSI VSSQ#F10
L2 F10 J10 G2
NC_CSI VSSQ#F10 NC_CE1 VSSQ#G2
J10 G2 L10 G10
NC_CE1 VSSQ#G2 NC_ZQ1 VSSQ#G10
L10 G10
NC_ZQ1 VSSQ#G10
SAM_K4B1G1646D_HCF7_FBGA_100P
SAM_K4B1G1646D_HCF7_FBGA_100P

+V1.5S
+V1.5S
3-,4-,6-,10-,11-,12-,13-,14-
3-,4-,6-,10-,11-,12-,13-,14-

C197 C198 C199 C201 C202 C203 C204

C189 C190 C191 C192 C193 C194 C195 1 1 1 1 1 1 1
1 1 1 1 1 1 1
2 2 2 2 2 2 2
2 2 2 2 2 2 2 0.1uF_10V 0.1uF_10V 0.1uF_10V 0.1uF_10V 0.1uF_10V 1uF_6.3V 1uF_6.3V
0.1uF_10V 0.1uF_10V 0.1uF_10V 0.1uF_10V 0.1uF_10V 1uF_6.3V 1uF_6.3V

INVENTEC
TITLE
Nvidia_VGA_X01
VRAM
SIZE CODE DOC. NUMBER REV
A3 CS
CHANGE by CS10G 6-Apr-2009 SHEET 13 OF 14

www.vinafix.vn www.rosefix.com
 +V1.5S +NVVDD +NVVDD +VBAT +V1.5S +VBAT
S1 S3 S5
3-,4-,6-,10-,11-,12-,13-,14-
3-,7- 3-,7- 3-,4-,14- 3-,4-,6-,10-,11-,12-,13-,14-
3-,4-,14-

C5098 C5101 C5102 FIX1 FIX2 FIX3 FIX4 FIX5 FIX6 FIX7 FIX8
SCREW3.2X4_5_1P SCREW3.2X4_5_1P
1 2 1 2 1 2 FIX_MASK FIX_MASK FIX_MASK FIX_MASK FIX_MASK FIX_MASK FIX_MASK FIX_MASK
SCREW250_700_7P
0.1uF_10V 0.1uF_10V 0.1uF_10V
C5099 C5103
1 2 1 2
0.1uF_10V 0.1uF_10V S6
S2 S4

SCREW3.2X4_5_1P SCREW3.2X4_5_1P
SCREW250_700_7P

FINGER1-2
121 122
+VBAT 5- 123 124 5-
PEG_C_TXN6 PEG_RXN6
3-,4-,14- PEG_C_TXP6 5- 125 126 5- PEG_RXP6
127 128
PEG_C_TXN5 5- 129 130 5- PEG_RXN5
PEG_C_TXP5 5- 131 132 5- PEG_RXP5
FINGER1-1 133 134
1 2 PEG_C_TXN4 5- 135 136 5- PEG_RXN4
3 4 PEG_C_TXP4 5- 137 138 5- PEG_RXP4
5 6 139 140
+V5A 7 8 +V3S 3- PEG_C_TXN3 5- 141 142 5- PEG_RXN3
9 10 PEG_C_TXP3 5- 143 144 5- PEG_RXP3
3-,4- 11 12 145 146
13 14 PEG_C_TXN2 5- 147 148 5- PEG_RXN2
15 16 PEG_C_TXP2 5- 149 150 5- PEG_RXP2
C134 17 18 R38 151 152
1 19 20 1 2 330_5%_OPEN 5- 153 154 5-
+V1.8S 0402_OPEN PEG_C_TXN1 PEG_RXN1
21 22 1 2 5- 155 156 5-
2 PEG_C_TXP1 PEG_RXP1
14- 23 24 9- DCIN_BLED# R39 157 158
330_5%_OPEN PEG_C_TXN0 5- 159 160 5- PEG_RXN0
PEG_C_TXP0 5- 161 162 5- PEG_RXP0
37 38 163 164
39 40 CRT_R 8- 165 166 5- CLK_R_PEG_REF
+V1.8S
41 42 14- 167 168 5- CLK_R_PEG_REF#
43 44 CRT_G 8- 169 170
45 46 171 172 8- CRT_VSYNC
47 48 CRT_B 8- 173 174 8- CRT_HSYNC
49 50 175 176 8-
CRT_DDCCLK
51 52 27M_NONSS 5- 177 178 8-
CRT_DDCDATA
53 54 179 180 9- LCM_3S_VDDEN
55 56 LCM_3S_BKLTEN 9- 181 182 9-
LCM_DDCCLK
57 58 LCM_3S_INVPWM 9- 183 184 9-
LCM_DDCDATA
EC_DATA 9- 59 60 3- SLP_S3_5R 185 186
EC_CLK 9- 61 62 3- SLP_S3#_5R LVDS_TXCU+ 8- 187 188 8- LVDS_TXDL1+
CLKREQB 5- 63 64 9- THERM# LVDS_TXCU- 8- 189 190 8- LVDS_TXDL1-
PCIE_RST# 5- 65 66 3- POK 191 192
67 68 LVDS_TXDU2+ 8- 193 194 8- LVDS_TXDL0+
PEG_C_TXN15 5- 69 70 5- PEG_RXN15 LVDS_TXDU2- 8- 195 196 8- LVDS_TXDL0-
PEG_C_TXP15 5- 71 72 5- PEG_RXP15 197 198
73 74 LVDS_TXDU0+ 8- 199 200 8- LVDS_TXDL2+
PEG_C_TXN14 5- 75 76 5- PEG_RXN14 LVDS_TXDU0- 8- 201 202 8- LVDS_TXDL2-
PEG_C_TXP14 5- 77 78 5- PEG_RXP14 203 204
79 80 LVDS_TXDU1+ 8- 205 206 8- LVDS_TXCL+
PEG_C_TXN13 5- 81 82 5- PEG_RXN13 LVDS_TXDU1- 8- 207 208 8- LVDS_TXCL-
PEG_C_TXP13 5- 83 84 5- PEG_RXP13 209 210
85 86 DP_HPD 211 212 8- HDMI_HPD
5- 87 88 5- 8- 8- 213 214 8-
PEG_C_TXN12 PEG_RXN12 DP_AUXP HDMI_DDCCLK
PEG_C_TXP12 5- 89 90 5- PEG_RXP12 DP_AUXN 8- 215 216 8-
HDMI_DDCDATA
91 92 217 218
PEG_C_TXN11 5- 93 94 5- PEG_RXN11 DP_DPB3P 8- 219 220 8- HDMI_TXCP
PEG_C_TXP11 5- 95 96 5- PEG_RXP11 DP_DPB3N 8- 221 222 8- HDMI_TXCN
97 98 223 224
PEG_C_TXN10 5- 99 100 5- PEG_RXN10 DP_DPB2P 8- 225 226 8- HDMI_TX0P
PEG_C_TXP10 5- 101 102 5- PEG_RXP10 DP_DPB2N 8- 227 228 8- HDMI_TX0N
103 104 229 230
PEG_C_TXN9 5- 105 106 5- PEG_RXN9 DP_DPB1P 8- 231 232 8- HDMI_TX1P
PEG_C_TXP9 5- 107 108 5- PEG_RXP9 DP_DPB1N 8- 233 234 8- HDMI_TX1N
109 110 235 236
PEG_C_TXN8 5- 111 112 5- PEG_RXN8 DP_DPB0P 8- 237 238 8- HDMI_TX2P
PEG_C_TXP8 5- 113 114 5- PEG_RXP8 DP_DPB0N 8- 239 240 8- HDMI_TX2N
115 116 241 242
PEG_C_TXN7 5- 117 118 5- PEG_RXN7
PEG_C_TXP7 5- 119 120 5- PEG_RXP7 FINGER121X2_20_MXM
FINGER121X2_20_MXM

INVENTEC
TITLE
Nvidia_VGA_X01
MXM
SIZE CODE DOC. NUMBER REV
A3 CS
CHANGE by CS10G 9-Dec-2008 SHEET 14 OF 14

www.vinafix.vn www.rosefix.com