You are on page 1of 10

Data Processing

Instructions
Binary Encoding
Peeyush K. P.
Assistant Professor
Department of Electronics and Communication Engineering
Amrita School of Engineering
Coimbatore

Data Processing Instructions 1


Binary Encoding

SUBEQS R0,R1,#2

3 3 2 2 2 2 2 2 2 2 2 2 1 1 1 1 1 1 1 1 1 1
9 8 7 6 5 4 3 2 1 0
1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0
0000 00100101000100000000 00000010

Data Processing Instructions 2


Data Process – Binary Encoding

SUBEQS R0,R1,#2
Data Processing Instructions 3
Data Process – Binary Encoding
Condition Codes

Data Processing Instructions 4


Data Process – Binary Encoding
Opcodes

Data Processing Instructions 5


Data Process – Binary Encoding
Shifts

Data Processing Instructions 6


Data Process – Binary Encoding

SUBEQS R0,R1,#2
3 3 2 2 2 2 2 2 2 2 2 2 1 1 1 1 1 1 1 1 1 1
9 8 7 6 5 4 3 2 1 0
1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0
0000 00100101000100000000 00000010
4 Bit Im. 4 Bit S Rn Rd 4 Bit 8 bit - Operand 2
Res. Op.
Cond. Code Opcode Op. 1 Reg. Desti. Reg. Imm. ROR
Data Processing Instructions 0X02510002 7
Data Processing Instr.

ADD R0,R1,R2, LSL#2

3 3 2 2 2 2 2 2 2 2 2 2 1 1 1 1 1 1 1 1 1 1
9 8 7 6 5 4 3 2 1 0
1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0

11100000100000010000000100000010
4 Bit Res. Im. 4 Bit S Rn Rd Imm. Sh. Im. Rm
Cond. Code Op. Opcode Op. 1 Reg. Desti. Reg. Shift Length Ty. Sh. Op. 2 Reg.
Data Processing Instructions 0XE0810102 8
Data Processing Instr.

ADD R0,R1,R2, LSL R3

3 3 2 2 2 2 2 2 2 2 2 2 1 1 1 1 1 1 1 1 1 1
9 8 7 6 5 4 3 2 1 0
1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0

11100000100000010000001100010010
4 Bit Res. Im. 4 Bit S Rn Rd Rs Sh. Res. Sh. Im. Rm
Cond. Code Op. Opcode Op. 1 Reg. Desti. Reg. Len. Reg. Ty. Sh. Op. 2 Reg.
Data Processing Instructions 0XE0810312 9
Thank
You
Data Processing Instructions 10

You might also like