EXPERIMENT NO.

TITLE: FREQUENCY SYNTHESIS USING PLL

Submitted by:

Name: Himanshu Rai

Roll No: 20BEC022
 Analog Communication Lab (20ECE207T) Electronics and
Communication Engineering Department
PDEU, Gandhinagar

EXPERIMENT TITLE: FREQUENCY SYNTHESIS USING PLL

Aim:

Study Frequency synthesis using Phase Locked Loop. Calculate and plot
theoretical and practical Capture and lock range.

BRIEF THEORY:

The phase locked loop consists of

1. The phase detector 2) low pass filter and 3) voltage-controlled oscillator.

The phase detector, or comparator compares the input frequency fin with
the feedback fout. The output of the phase detector is proportional to the
phase difference between fin and fout. The output

voltage of the phase detector is a dc voltage and therefore is often referred

to as the error voltage. The output of the phase detector will contain fin ,fout
, fin - fout , fin + fout.The output of the phase detector is then applied
applied to the low pass filter, which removes all other component except the
difference frequency and produces a dc level. This dc level, in turn, is the
input to the voltage controlled oscilloscope (VCO). The filter also helps in
establishing the dynamic characteristics of the PLL circuits. The output
frequency of the VCO is directly proportional to the input dc level. The VCO
frequency is compared with the input frequencies and adjusted until it is
equal to the input frequencies. In short, the phase locked loop goes through
three states: free –running, capture, and the phase lock.
Before the input is applied, the phase –locked loop is in the free-running
state. Once the input frequency is applied, the VCO frequency starts to
change and the phase –locked loop is said to be in the capture mode. The
VCO frequency to change until its equals the input frequency, and the
phase –locked loop is then in the phase –locked state. When phase locked,
the loop tracks any change in the input frequency through its repetitive
action.

The centre frequency of the PLL is determined by the free running

frequency of VCO which is given by the equation

fout = 1.2 4𝐶1𝑅1

Where R1 and C1 are external resistor and a capacitor connected to pins 8

and 9 respectively .The VCO free running frequency Fout is adjusted
externally with r1 and c1 to be at the centre of the input frequency range.
Although C1 can be any value, R1 must have a value between range 2KΩ
and 20 kΩ. A capacitor C2 connected between pin 7 and the positive supply
(pin10) forms a

first order low pass filter with an internal resistance of 3.6kΩ.The filter
capacitor C2 should be large enough to eliminate variations in the
demodulated output voltage at pin 7 in order to stabilize the VCO frequency.
The lock range and fL and capture range fC of the PLL are given by the
following equation:

fL = ±8𝑓𝑜𝑢𝑡 Hz 𝑉

Where fout = free running frequency of VCO (Hz) V = (+V) - (-V) volts

and

fc = ± [ 𝑓𝐿 ]1/2 (2𝜋)(3.6)(103)(𝐶2)

The lock range usually increases with an increase in input voltage but
decrease with an increase in supply voltages. Pins 2 and 3 the input
terminals of the 565 PLL and an input signal can be direct coupled .A short
between pin 4 and 5 connects the VCO output (fout) to the phase
comparator and enables the comparator to compare fout with input signal
fin.

DESIGN:

Calculation:

The center frequency of PLL is determined by free running frequency of

VCO which is given by fout = 1.2

4𝐶1 𝑅1

C1=0.01μf R1 = 12KΩ

Fc = +- 66.49 Hz
RESULTS: The capture range and lock range for the given circuit was
observed and recorded.