3/20/23, 12:09 AM Microprocessor - 8085 Branching Instructions

Microprocessor - 8085 Branching Instructions

The following table shows the list of Branching instructions with their meanings.

https://www.tutorialspoint.com/microprocessor/microprocessor_8085_branching_instructions.htm 1/5
3/20/23, 12:09 AM Microprocessor - 8085 Branching Instructions

Opcode Operand Meaning Explanation

The program sequence is

16-bit Jump
JMP transferred to the memory address
address unconditionally
given in the operand.

Opcode Description Flag

Status

Jump on
JC CY=1
Carry

Jump on no
JNC CY=0
Carry

Jump on
JP S=0
positive
The program sequence is
Jump on
JM S=1 16-bit Jump transferred to the memory address
minus
address conditionally given in the operand based on the
specified flag of the PSW.
Jump on
JZ Z=1
zero

Jump on no
JNZ Z=0
zero

Jump on
JPE P=1
parity even

Jump on
JPO P=0
parity odd

https://www.tutorialspoint.com/microprocessor/microprocessor_8085_branching_instructions.htm 2/5
3/20/23, 12:09 AM Microprocessor - 8085 Branching Instructions

Opcode Description Flag

Status

Call on
CC CY=1
Carry

Call on no
CNC CY=0
Carry

Call on
CP S=0
positive The program sequence is
transferred to the memory address
Call on
CM S=1 16-bit Unconditional given in the operand. Before
minus
address subroutine call transferring, the address of the
next instruction after CALL is
Call on
CZ Z=1 pushed onto the stack.
zero

Call on no
CNZ Z=0
zero

Call on
CPE P=1
parity even

Call on
CPO P=0
parity odd

Return from The program sequence is

RET None subroutine transferred from the subroutine to
unconditionally the calling program.

https://www.tutorialspoint.com/microprocessor/microprocessor_8085_branching_instructions.htm 3/5
3/20/23, 12:09 AM Microprocessor - 8085 Branching Instructions

Opcode Description Flag

Status

Return on
RC CY=1
Carry

Return on
RNC CY=0
no Carry

Return on
RP S=0
positive The program sequence is
transferred from the subroutine to
Return on Return from
RM S=1 the calling program based on the
minus None subroutine
specified flag of the PSW and the
conditionally
program execution begins at the
Return on
RZ Z=1 new address.
zero

Return on
RNZ Z=0
no zero

Return on
RPE P=1
parity even

Return on
RPO P=0
parity odd

The contents of registers H & L are

Load the copied into the program counter.
PCHL None program counter The contents of H are placed as
with HL contents the high-order byte and the
contents of L as the loworder byte.

RST 0-7 Restart The RST instruction is used as

software instructions in a program
to transfer the program execution
to one of the following eight
locations.

https://www.tutorialspoint.com/microprocessor/microprocessor_8085_branching_instructions.htm 4/5
3/20/23, 12:09 AM Microprocessor - 8085 Branching Instructions

Instruction Restart Address

RST 0 0000H

RST 1 0008H

RST 2 0010H

RST 3 0018H

RST 4 0020H

RST 5 0028H

RST 6 0030H

RST 7 0038H

The 8085 has additionally 4

interrupts, which can generate
RST instructions internally and
doesn’t require any external
hardware. Following are those
instructions and their Restart
addresses −

Interrupt Restart Address

TRAP 0024H

RST 5.5 002CH

RST 6.5 0034H

RST 7.5 003CH

https://www.tutorialspoint.com/microprocessor/microprocessor_8085_branching_instructions.htm 5/5