Professional Documents
Culture Documents
1
Opening words
Plan
Requirements
Resources
Contact information
2
Textbooks
1.William Stallings, Computer Organization and Architecture:
Designing for Performance, 10th Edition, Prentice Hall International,
Inc, 2016
2. Miles Murdocca and Vincent Heuring, Principles of Computer
Architecture, Prentice Hall; US Ed edition, 2000
3
Lesson 1
INTRODUCTION
4
Organization and Architecture
Two terms for describing computers:
Computer architecture refers to those attributes of a
system visible to a programmer, those attributes that have
a direct impact on the logical execution of a program
(Instruction set, number of bits of data type, I/O
mechanisms, addressing)
Computer organization refers to the operational units and
their interconnections that realize the architectural
specifications (hardware details, control signals,
interfaces, memory technology)
Example: to build the multiply instruction
5
Structure and Function
Contemporary computers contain millions of elementary
electronic components.
Structure: The way in which the components are
interrelated.
Function: The operation of each individual component as
part of the structure.
6
Main Functions
Data processing
Data storage
Data movement (I/O, peripheral, communication)
Control
7
External environment
Data movement
apparatus
Control
mechanism
8
9
Main structural components
There are four main structural components:
■ Central processing unit (CPU)
■ Main memory
■ I/O
■ System interconnection
10
Computer
Communication lines
CPU
Peripherals Main
memory
System
Interconnection
Computer
I/O
11
Main structural components…
A computers may have multiple CPU
The size of memory can be changed
I/O mechanisms depend on requirements
12
Main structural components…
The most complex component is CPU
Control unit
ALU (Arithmetic and Logic Unit)
Register
CPU Interconnection
13
Control
unit
CPU
Sequencing
Control unit
ALU logic Control Unit
Regisers
CPU bus vaø Decoders
Conrol
Registers
memory
14
A brief history of computers
3000 BC
4000 BC
15
A brief history of computers …
The first generation of computers :
Used vacuum tubes for digital logic elements and
memory
ENIAC
Von Neumann/ Alan Turing
16
ENIAC Computer 17
A brief history of computers: ENIAC
-ENIAC(Electronic Numerical Integrator And Computer): the world’s first
general purpose electronic digital computer.
-Designed and constructed at the University of Pennsylvania by Professors
John Mauchly and John Eckert, start 1943, done 1946, ended 1955.
-30 tons;1500 square feet of floor space; 18,000+ vacuum tubes; 140kwh;
capable of 5000 additions per second
-The ENIAC was a decimal rather than a binary machine
-The major drawback of the ENIAC was that it had to be programmed
manually by setting switches and plugging and unplugging cables
18
A brief history of computers…
The Second Generation
Transistor
Multiplexor
High-level programming
19
Mouse (1964)
20
A brief history of computers…
The Third Generation
Integrated Circuits
SSI, MSI
Microelectronics
IBM/360, PDP-8( fisrt minicomputer, using bus)
Moore’s law
Ref 12/2022: https://www.intel.com/content/www/us/en/history/virtual-
vault/articles/moores-law.html
21
A brief history of computers…
Later Generations:
LSI, VLSI, ULSI
Semiconductor Memory
Microprocessor
22
Evolution of Intel Microprocessors
23
Evolution of Intel Microprocessors…
24
Transistor innovations over time
25
Package innovations over time
26
Pentium®III architecture
27
Pentium®IV
28
Intel Core 2 Dual
29
Chip Technology
30
Design for performance
Microprocessor speed
Branch prediction
Data flow analysis
Speculative execution
Performance Balance
Improvements in Chip Organization and
Architecture.
31
Processor Trend
32
Typical I/O Device Data Rates
33
Lesson 2
GENERAL-PURPOSE COMPUTER
and STORED-PROGRAM
34
General-Purpose Hardware
A small set of basic logic components can be
combined in various ways to store binary data and
perform arithmetic and logical operations on that
data.
A configuration of logic components designed
specifically for a computation could be constructed.
The process of connecting the various components in
the desired configuration as a form of programming
35
Hardware is built from basic logic
components for a specific computation
Sequence of
Data arithmetic and logic Results
functions
Hardwired programming
36
General-Purpose Hardware
Hardwired program: inconvenience
37
General-Purpose Computer (GPC)
Instruction codes
Instruction
interpreter
Control signals
General-purpose
Data arithmetic Results
and logic
functions
38
Generating control signals
The entire program is a multi-step sequence.
Each step requires a certain number of arithmetic and
logical operations.
Each step requires a corresponding set of control signals
An instruction code for each signal set accepted by GPC
GPC was designed for accepting specific sets of control
signals
39
Generating control signals…
Programming: no longer wired for hardware, instead, a
sequence of codes for new programs is written
Each code is an instruction that is passed to the interpreter for
generating a corresponding signal set.
The sequence of codes is software
40
Stored-program concept
ENIAC: The task of entering and altering programs was
extremely tedious.
Idea:
The programming process could be facilitated if the
program could be represented in a form suitable for
storing in memory alongside the data.
Then, a computer could get its instructions by reading
them from memory, and a program could be set or
altered by setting the values of a portion of memory.
41
Stored-program concept…
Data and instruction are stored in the same memory that
can be read and written.
The content stored in memory is located by the storage
location, no matter what the data type is.
The program is executed sequentially, from one
instruction to the next according to the logic of the
program.
42
Lesson 3
43
JOHN VON NEUMANN ARCHITECTURE
44
45
Structure of the IAS computer
Central Processing Unit (CPU)
ALU
Main I/O
Memory
Program
Control
Unit (PCU)
46
Structure of the IAS computer
A main memory, which stores both data and instructions
An arithmetic and logic unit (ALU) capable of operating on binary data
A control unit, which interprets the instructions in memory and causes
them to be executed
Input and output (I/O) equipment operated by the control unit
47
IAS computer architecture…
The memory of the IAS consists of 1000 storage locations, called words,
of 40 binary digits (bits) each
Numbers are represented in binary form, and each instruction is a binary
code
Each number is represented by a sign bit and a 39-bit value.
A word may also contain two 20-bit instructions,
An instruction consisting of an 8-bit operation code (opcode) specifying
the operation to be performed and a 12-bit address designating one of
the words in memory (numbered from 0 to 999)
48
IAS computer architecture…
0 1 39
Value
Sign
Number word
bit
Instruction word
49
Central Processing Unit
Expanded Structure of IAS Computer
ALU
AC MQ
Arithmetic-logic
circuits
I/O
MBR
Multiplier-Quotient)
Address
Control
circuits : control signals
51
Principle of auto program execution
What is the core of program execution?
A program is loaded into a memory space before running
Each instruction code occupies a memory location with a
specific address
PC is filled with the address of the first instruction code
Auto running
52
start
y Is next n
instruction MAR PC
in IBR?
MBRM(MAR)
Fetch
IBRMBR(20:39)
cycle IRIBR(0:7) IRMBR(20:27) n Left y IRMBR(0:7)
MARIBR(8:19) MARMBR(28:39)
instruction MARMBR(8:19)
required?
PCPC+1
Decode instruction in IR
ACM(X) Goto M(X,0:19) then
If AC 0 ACAC+M(X)
goto M(X,0:19
AC0?
y
Execution
cycle MBRM(MAR) PCMAR MBRM(MAR)
n
ACMBR ACAC+MBR
53
The IAS Instruction Set
54
Harvard Architecture
Harvard architecture consists of Arithmetic Logic Unit, Control Unit, Data
memory, Instruction memory, and Input/Output.
It adopts stored-program concept
It has separate memory and separate buses (signal path) for data and
instructions.
Instructions are used in read-only memory and, data are used in read-
write memory.
CPU can access instructions and read/write data at the same time.
The instruction bus width can be dynamically changed to optimize for a
particular device. The data bus is usually 8 bits or 16 bits wide.
55
Structure of the Harvard computer
Address
Data memory
PC
Data
Address CPU
Instruction memory
Instruction
56
Pros and Cons
A long word instruction occupies a storage location only
Single-word instructions can speed up the execution owing to
opcode and related data contained in one word.
DSP(Digital Signal Processor) uses Harvard architecture
Multiple CPUs use a fusion of the two architectures, inside the core
use Harvard architecture.
The core has been cached from an external bus by a high-speed
cache and a cache controller.
For improvement of performance, inside the core has a separate bus
for data and instructions and a separate cache for each bus.
No self-modifying code
57
The End
58