CHAPTER 4

OPEN LOOP SYSTEM OF THE PROPOSED CONVERTER

An open-loop scheme is demarcated by the neither point that the source output voltage
or state is neither restrained nor fed back for evaluation with the input source or scheme
set point. Consequently open-loop schemes are generally stated to as Non-feedback
schemes. Similarly, as an open-loop system do not use feedback to regulate its output.
It accepts the output source occured and it has no control over input source.
Since in open loop system the voltage feed back is not given to the switch, the
switch is fed with the pulse generator. The duty cycel and switching frequency is set in
the pulse generator to increase the value output voltage value than the input source. To
overwhelm these disadvantages, a non-isolated altered high gain sepic converter with a
single switch strategy is designed here. The merits of the designed converter are a high
static voltage conversion ratio, low conduction loss, low switching voltage, condensed
output ripple current, reduced duty control, reduced quantity of components, simple
control, and effective cost related to other converters. The designed converter in open
loop analysis is detailed.

4.1 Operating principle

The high gain sepic converter proposed is shown in Fig. 4.1.Following are some of the
assumptions raised to reduce the model design and working of the designed converter:
• The converter operates under Continuous Conduction Mode at the steady state
condition.
• Semiconductor devices are considered ideal in nature.
• The capacitor utilized has high storage voltage and hence assumed to be con-
stant. Hence, the input capacitor and the output capacitor are considered to have equal
capacitance.
The designed model contains a key switch S1 , inductors coil L1 , L2 , diodes D1 to
D6 , capacitors C1 to C6 as capacitor output.
The Voltage Tripler (VT) loop is joint with the conventional design circuit to up-
surge the static voltage ratio of the recommended circuit. The voltage in the operating
switch in the semiconductor scheme is kept compact. The designed converter working

57
in CCM mode is explained below.Also the Inductor designed in the SEPIC converter
never falls to zero and hence the converter is not operating in Discontinuous Conduction
Mode (DCM).

Vc6 = Vc3 + Vc4 + Vc5 (4.1)

L1 + L2 = 4(I1 ) (4.2)

Fig. 4.1 Proposed single switch DC-DC Converter

4.1.1 Continuous conduction mode

The designed converter functions in dual modes as represented in Fig. 4.2 and 4.3
Mode I [t0 t1 ]: As the key source S1 is closed, diodes such as D2 , D4 , and D6
are bowed ON. Diode D1 , D3 and D5 are contrary biased. The source voltage Vin is
conveyed to L1 and Vc3 , Vc2 , Vc1 is distributed to L2 .The energy in inductor is stored.
The C6 emancipates the energy essential to the load for its function. With the key source
opens, this style ends. Likewise, the current in D1 end and D3 attain nil when t=t1 .
Mode II [t1 -t2 ]: With the key source S1 opens, the semi-conductive diodes D2 , D4 ,
are in open condition. The diodes D1 , D3 and D5 are in frontward circumstance. The
inductors L1 and L2 charge the capacitors. At the quitting stage the energy is transmitted
to load. This procedure continues with the key source is ON. This continues to the
subsequent set. The key functional plot is epitomised in Fig. 4.3. The sum of three
level capacitor source equals the converter output source as depicted in Eq.4.1.

58
Fig. 4.2 Turn on mode

Fig. 4.3 Turn off mode

59
 Fig. 4.4 Continuous Conduction Mode operation waveforms

4.2 Simulation Results

The proposed converter is simulated using Simulink Matalb. Then the multilevel SEPIC
converter results are compared with the proposed converter. On comparing the multi-
level SEPIC converter for the input of 30 V it delivers the output of 400 V and the ripple
content is high in the existing model which affects the efficacy of the converter.Due to
the presence of ripple content the output voltage is not reliable.Fig.4.5 depicts the simu-
lation waveform of output source voltage and output source current of Multilevel SEPIC
converter.

60
 Fig. 4.5 Output source voltage and current wave form of multilevel sepic converter

The designed converter is checked for the output source voltage . The input of 30
V is boosted upto 400 V with the pulse generator. The ouput voltage rises constantly
without any deviations.And the output source voltage design is depicted in Fig.4.6.

Fig. 4.6 Output voltage (V0 ) of proposed converter

The output current is measured and it is depicted in Fig.4.7. The output current is
0.99 A.

61
 Fig. 4.7 Output current (I0 ) of proposed converter

Fig. 4.8 Switch Voltage

The switch voltage, pulse and the switch current is measured and it is depicted in
Fig.4.8.The operation of the converter in switch ON and OFF the waveform is depicted.
When the switch is ON condition the operation of diode is depicted in Fig. 4.9.When
the switch turns ON and OFF the diode and capacitors operations are detailed.When
the switch is in ON condition the diode 1,3,5 is in off position and Diode 2,4,6 is in ON
condition.

4.3 Proposed Converter with grid connected Inverter

The proposed converter is tested for grid connected system in simulation. The designed
converter is connected with full bridge inverter. The output of the designed converter
is provided as the input to the full bridge inverter through dc link. The output of the
inverter is connected to the 110 V grid systems. The design of the grid connected
inverter model is depicted in Fig.4.10
The simulation waveform of the inverter is shown below. The Fig.4.11. shows the
output Voltage of the Inverter. The Fig.4.12 shows the output current of the converter,

62
 Fig. 4.9 diode voltage

Fig. 4.10 Grid Connected Inverter

63
 Fig. 4.11 Output Voltage

Fig. 4.12 Output Current

4.4 Summary

In the above section the designed converter is simulated using MATLAB simulink. The
proposed converter is tested for its operation in different modes.The working procedure
of the proposed converter is depicted. The proposed converter is tested using MAT-
LAB simulink. The proposed converter results are also compared with the multilevel
converter. The switch voltage and diode voltage waveform is depicted.

64