Scribd Logo
Upload

Welcome to Scribd!

  • Unit IV Question Bank

    Uploaded by

    Pratham Wakde
    18 views1 page
    The document is a question bank from the Department of Artificial Intelligence at Priyadarshini J. L. College of Engineering in Nagpur, India. It contains 11 questions for the course Digital System Design Using Verilog, which is part of the Artificial Intelligence program in the sixth semester. The questions cover various topics related to the synthesis of digital circuits and systems using Verilog, including the synthesis of combinational logic, D-flip flops, sequential logic with latches, explicit state machines, 3-state devices and bus interfaces, implicit state machines, and registered logic and state encoding.

    Original Description:

    Copyright

    © © All Rights Reserved

    Available Formats

    PDF, TXT or read online from Scribd

    Did you find this document useful?

    Is this content inappropriate?

    Report this Document
    The document is a question bank from the Department of Artificial Intelligence at Priyadarshini J. L. College of Engineering in Nagpur, India. It contains 11 questions for the course Digital System Design Using Verilog, which is part of the Artificial Intelligence program in the sixth semester. The questions cover various topics related to the synthesis of digital circuits and systems using Verilog, including the synthesis of combinational logic, D-flip flops, sequential logic with latches, explicit state machines, 3-state devices and bus interfaces, implicit state machines, and registered logic and state encoding.

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd
    Flag for inappropriate content
    18 views1 page

    Unit IV Question Bank

    Uploaded by

    Pratham Wakde
    The document is a question bank from the Department of Artificial Intelligence at Priyadarshini J. L. College of Engineering in Nagpur, India. It contains 11 questions for the course Digital System Design Using Verilog, which is part of the Artificial Intelligence program in the sixth semester. The questions cover various topics related to the synthesis of digital circuits and systems using Verilog, including the synthesis of combinational logic, D-flip flops, sequential logic with latches, explicit state machines, 3-state devices and bus interfaces, implicit state machines, and registered logic and state encoding.

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd
    Flag for inappropriate content
    of 1

    Lokmanya Tilak Jankalyan Shikshan

    Sanstha’s
    PRIYADARSHINI J. L.
    COLLEGE OF ENGINEERING,
    NAGPUR
    846, New Nandanvan Layout, Nagpur
    – 440 009
    DEPARTMENT OF ARTIFICIAL INTELLIGENCE
    Question Bank

    Programme : Artificial Semester : VI


    Intelligence

    Course Code : BECSE404T Course Title : Digital System Design Using


    Verilog

    Course Teacher : Prof. P. S. Date of Display : 18-05-2023


    Chawla

    UNIT-IV

    Q1. Explain synthesis of Combinational Logic.

    Q2. Explain synthesis of explicit state machines.

    Q3. Explain synthesis of 3-state devices and Bus Interfaces


    .
    Q4. Explain synthesis of D-Flip Flop.

    Q5. What is synthesis od digital systems?Explain in brief.

    Q6. How Verilog code is synthesized?Explain its procedure.

    Q7. Explain synthesis of sequential logic with latches.

    Q8. Explain synthesis of explicit state machines.

    Q9. Write short notes on: i)Registered Logic


    ii) State Encoding

    Q10. Explain synthesis of Implicit State Machine.

    Q11. what is RTL synthesis.

    You might also like