Professional Documents
Culture Documents
IRFS7530-7PPbF
Application HEXFET® Power MOSFET
Brushed Motor drive applications
BLDC Motor drive applications D
VDSS 60V
Battery powered circuits RDS(on) typ. 1.15m
Half-bridge and full-bridge topologies G
max 1.4m
Synchronous rectifier applications ID (Silicon Limited) 338A
Resonant mode power supplies S
ID (Package Limited) 240A
OR-ing and redundant power switches
Benefits
Improved Gate, Avalanche and Dynamic dV/dt Ruggedness
Fully Characterized Capacitance and Avalanche SOA
Enhanced body diode dV/dt and dI/dt Capability
Lead-Free, RoHS Compliant
G D S
Gate Drain Source
Base Part Number Package Type Standard Pack Complete Part Number
Form Quantity
Tube 50 IRFS7530-7PPbF
IRFS7530-7PPbF D2Pak-7PIN
Tape and Reel Left 800 IRFS7530TRL7PP
( )
6 350
RDS(on), Drain-to -Source On Resistance m
ID = 100A
Limited By Package
5 300
250
ID, Drain Current (A)
200
3
TJ = 125°C
150
2
100
1
TJ = 25°C
50
0
4 8 12 16 20 0
VGS, Gate-to-Source Voltage (V) 25 50 75 100 125 150 175
TC , Case Temperature (°C)
Fig 1. Typical On-Resistance vs. Gate Voltage Fig 2. Maximum Drain Current vs. Case Temperature
Notes:
Calculated continuous current based on maximum allowable junction temperature. Bond wire current limit is 240A.
Note that current limitations arising from heating of the device leads may occur with some lead mounting
arrangements. (Refer to AN-1140)
Repetitive rating; pulse width limited by max. junction temperature.
Limited by TJmax, starting TJ = 25°C, L = 105µH, RG = 50, IAS = 100A, VGS =10V.
ISD 100A, di/dt 1575A/µs, VDD V(BR)DSS, TJ 175°C.
Pulse width 400µs; duty cycle 2%.
Coss eff. (TR) is a fixed capacitance that gives the same charging time as Coss while VDS is rising from 0 to 80% VDSS.
Coss eff. (ER) is a fixed capacitance that gives the same energy as Coss while VDS is rising from 0 to 80% VDSS.
R is measured at TJ approximately 90°C.
Limited by TJmax, starting TJ = 25°C, L = 1mH, RG = 50, IAS = 45A, VGS =10V.
When mounted on 1" square PCB (FR-4 or G-10 Material). For recommended footprint and soldering techniques
refer to application note #AN-994: http://www.irf.com/technical-info/appnotes/an-994.pdf
100
10 4.5V
4.5V
60µs PULSE WIDTH 60µs PULSE WIDTH
Tj = 25°C Tj = 175°C
1 10
0.1 1 10 100 0.1 1 10 100
10000 2.5
1000
2.0
TJ = 175°C
100
(Normalized)
1.5
TJ = 25°C
10
1.0
1
VDS = 25V
60µs PULSE WIDTH
0.1
0.5
2.0 4.0 6.0 8.0
-60 -40 -20 0 20 40 60 80 100 120 140 160 180
VGS, Gate-to-Source Voltage (V)
TJ , Junction Temperature (°C)
1000000 14
VGS = 0V, f = 1 MHZ
C iss = Cgs + C gd , Cds SHORTED ID= 100A VDS= 48V
12
VGS, Gate-to-Source Voltage (V)
8
Ciss
10000
6
Coss 4
1000
Crss
2
0
100
0 50 100 150 200 250 300
1 10 100
QG Total Gate Charge (nC)
VDS, Drain-to-Source Voltage (V)
100 100
1msec
Limited by
Package
10 TJ = 25°C
10
OPERATION IN THIS AREA
LIMITED BY R (on)
DS
10msec
1 1 Tc = 25°C
Tj = 175°C
VGS = 0V Single Pulse DC
0.1 0.1
0.2 0.4 0.6 0.8 1.0 1.2 1.4 1.6 0.1 1 10 100
VSD, Source-to-Drain Voltage (V) VDS, Drain-toSource Voltage (V)
Fig 9. Typical Source-Drain Diode Forward Voltage Fig 10. Maximum Safe Operating Area
V(BR)DSS, Drain-to-Source Breakdown Voltage (V)
80 2.0
Id = 1.0mA
1.5
Energy (µJ)
70 1.0
0.5
60 0.0
0 10 20 30 40 50 60
-60 -40 -20 0 20 40 60 80 100120140160180
TJ , Temperature ( °C ) VDS, Drain-to-Source Voltage (V)
Fig 11. Drain-to-Source Breakdown Voltage Fig 12. Typical Coss Stored Energy
2.2
( )
RDS(on), Drain-to -Source On Resistance m
VGS = 5.5V
VGS = 6.0V
2.0
VGS = 7.0V
VGS = 8.0V
1.8
VGS = 10V
1.6
1.4
1.2
1.0
0 50 100 150 200
ID, Drain Current (A)
100
10
Allowed avalanche Current vs avalanche
pulsewidth, tav, assuming j = 25°C and
Tstart = 150°C. (Single Pulse)
1
1.0E-06 1.0E-05 1.0E-04 1.0E-03 1.0E-02 1.0E-01
tav (sec)
ID
(For further info, see AN-1005 at www.irf.com)
2000 TOP 21A 1.Avalanche failures assumption:
44A Purely a thermal phenomenon and failure occurs at a
BOTTOM 100A temperature far in excess of Tjmax. This is validated for every
1600 part type.
2. Safe operation in Avalanche is allowed as long asTjmax is not
exceeded.
1200
3. Equation below based on circuit and waveforms shown in Figures
23a, 23b.
800 4. PD (ave) = Average power dissipation per single avalanche pulse.
5. BV = Rated breakdown voltage (1.3 factor accounts for voltage
increase during avalanche).
400 6. Iav = Allowable avalanche current.
7. T = Allowable rise in junction temperature, not to exceed Tjmax
(assumed as 25°C in Figure 14, 15).
0 tav = Average time in avalanche.
25 50 75 100 125 150 175 D = Duty cycle in avalanche = tav ·f
Starting TJ, Junction Temperature (°C) ZthJC(D, tav) = Transient thermal resistance, see Figures 13)
PD (ave) = 1/2 ( 1.3·BV·Iav) = T/ ZthJC
Iav = 2T/ [1.3·BV·Zth]
Fig 16. Maximum Avalanche Energy vs. Temperature EAS (AR) = PD (ave)·tav
12 TJ = 25°C
TJ = 125°C
3.0
IRRM (A)
2.5 ID = 250µA 8
ID = 1.0mA
2.0 ID = 1.0A
4
1.5
1.0 0
-75 -50 -25 0 25 50 75 100 125 150 175 0 200 400 600 800 1000
TJ , Temperature ( °C ) diF /dt (A/µs)
Fig 17. Threshold Voltage vs. Temperature Fig 18. Typical Recovery Current vs. dif/dt
16 500
IF = 100A IF = 60A
VR = 51V VR = 51V
400 TJ = 25°C
12 TJ = 25°C
TJ = 125°C TJ = 125°C
300
QRR (nC)
IRRM (A)
200
4
100
0 0
0 200 400 600 800 1000 0 200 400 600 800 1000
diF /dt (A/µs) diF /dt (A/µs)
Fig 19. Typical Recovery Current vs. dif/dt Fig 20. Typical Stored Charge vs. dif/dt
500
IF = 100A
VR = 51V
400 TJ = 25°C
TJ = 125°C
300
QRR (nC)
200
100
0
0 200 400 600 800 1000
diF /dt (A/µs)
Fig 22. Peak Diode Recovery dv/dt Test Circuit for N-Channel HEXFET® Power MOSFETs
V(BR)DSS
15V
tp
L DRIVER
VDS
RG D.U.T +
V
- DD
IAS A
20V
tp 0.01 I AS
Fig 23a. Unclamped Inductive Test Circuit Fig 23b. Unclamped Inductive Waveforms
Fig 24a. Switching Time Test Circuit Fig 24b. Switching Time Waveforms
Id
Vds
Vgs
Vgs(th)
Fig 25a. Gate Charge Test Circuit Fig 25b. Gate Charge Waveform
Note: For the most current drawing please refer to IR website at http://www.irf.com/package/
Note: For the most current drawing please refer to IR website at http://www.irf.com/package/
Qualification Information†
Industrial
Qualification Level
(per JEDEC JESD47F) ††
MSL1
Moisture Sensitivity Level D2Pak-7Pin
(per JEDEC J-STD-020D††)
RoHS Compliant Yes
Revision History
Date Comment
Updated EAS (L =1mH) = 1029mJ on page 2
03/05/2015 Updated note 9 “Limited by TJmax, starting TJ = 25°C, L = 1mH, RG = 50, IAS = 45A, VGS =10V” on page 2
Updated package outline on page 9 .