Scribd Logo
Upload

Welcome to Scribd!

  • PSD - Pertemuan 6 - OFL

    Uploaded by

    azidny
    10 views22 pages
    The document discusses digital system design and output forming logic circuits. It explains state machines and their state transition definitions. It provides examples of timing diagrams and state tables for non-delayed, delayed, and double delayed state machines. Circuit diagrams are presented for different state transitions. The document concludes with sample exercises on designing output forming logic circuits using state tables and K-maps.

    Original Description:

    Original Title

    PSD - Pertemuan 6 - OFL.pptx

    Copyright

    © © All Rights Reserved

    Available Formats

    PDF, TXT or read online from Scribd

    Did you find this document useful?

    Is this content inappropriate?

    Report this Document
    The document discusses digital system design and output forming logic circuits. It explains state machines and their state transition definitions. It provides examples of timing diagrams and state tables for non-delayed, delayed, and double delayed state machines. Circuit diagrams are presented for different state transitions. The document concludes with sample exercises on designing output forming logic circuits using state tables and K-maps.

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd
    Flag for inappropriate content
    10 views22 pages

    PSD - Pertemuan 6 - OFL

    Uploaded by

    azidny
    The document discusses digital system design and output forming logic circuits. It explains state machines and their state transition definitions. It provides examples of timing diagrams and state tables for non-delayed, delayed, and double delayed state machines. Circuit diagrams are presented for different state transitions. The document concludes with sample exercises on designing output forming logic circuits using state tables and K-maps.

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd
    Flag for inappropriate content
    of 22

    Perancangan Sistem Digital

    Output Forming Logic

    Program Studi Teknik Komputer


    Sekolah Vokasi IPB
    Circuit
    State Machine
    State transition definition

    ◼ SB : State Beginning
    ◼ SE : State End
    ◼ DSB : Delayed State Beginning
    ◼ DSE : Delayed State End
    ◼ DDSE : Double Delayed State End

    4
    Timing Diagram
    OFL Circuit

    6
    Non Delayed State Machine Output Pulses

    7
    Delayed State Machine Pulses

    8
    SB to SE

    9
    SB to DSB

    10
    DSB to SE

    11
    DSB to DSE

    12
    SE to DSE

    13
    SE to DDSE

    14
    DSE to DDSE

    15
    Example

    16
    State Table & K Map

    17
    Circuit

    18
    Pertanyaan......???

    19
    Soal Latihan

    20
    21
    End of Slide............

    22

    You might also like