Professional Documents
Culture Documents
Lecture 12
Modeling and Control of Power Electronics
(2)
Disclaimer – These handouts only provide highlights and should not be used to replace chapters or sections assigned in
the course textbook.
You may not possess, use, copy or disclose this document or any information in it, for any purpose, including without
limitation, to design, manufacture, or repair parts, to obtain any government approval to do so, or record audio or video of
the lecture associated with this document, without an express written permission from Prof. Ali M. Bazzi. Neither receipt or
possession of this document alone, from any source, constitutes such permission. Possession, use, copying, or
disclosure without express written permission from Prof. Ali M. Bazzi is not authorized and may result in criminal and/or
civil liability.
have to be switched S2
S4 S6
symmetrically
N
Vˆcr Vˆm
0 t
𝑉 ,𝑣 > 𝑣𝑐𝑟 v AN
𝑣𝐵𝑁 = ቊ 𝑑 𝑚𝐵
0, 𝑜𝑡ℎ𝑒𝑟𝑤𝑖𝑠𝑒 Vd
t
vBN
𝑉 , 𝑣 > 𝑣𝑐𝑟
𝑣𝐶𝑁 = ቊ 𝑑 𝑚𝐶 Vd
0, 𝑜𝑡ℎ𝑒𝑟𝑤𝑖𝑠𝑒 0 t
v
𝑉𝑑 v AB
AB1
𝑉𝐴𝐵,1 = 𝑚𝑎 3
2 Vd
0 t
p 2p
𝑉𝑑 3
𝑉𝐴𝐵,1𝑅𝑀𝑆 = 𝑚𝑎
2 2
11/18/2019 Copyright ©2019 Ali M. Bazzi. All rights reserved. 6
SPWM
• Over-modulation:
2
v mA v mB v mC
1 v cr
-1
-2
v AB
Vd
0
p 2p 3p
iA
0
p 2p 3p
V AB n / V d
V AB 1 0.744 Vd
0.2
0.1
0
1 5 10 15 20 25 30 35 40 45 50 55 60 n
4
𝑉𝐴𝐵,1 = 𝑉
𝜋 𝑑 −𝑉𝑑
𝑣𝐴𝐵 𝑡
𝑉𝑑
• Quasi-square-wave switching:
∞ 𝛿 𝑡
2 sin 𝑛𝜋 /2
𝑣𝐴𝐵 𝑡 = 𝑉𝑑 [cos 𝑛𝜔𝑡 − cos 𝑛𝜔𝑡 − 𝑛𝛿 ]
𝜋 𝑛
𝑛=1
4 −𝑉𝑑
𝑉𝐴𝐵,1 = 𝑉𝑑 cos(δ)
𝜋
SECTOR
II
SECTOR III r SECTOR I
Vref
r r
V4 q V1
a
OPP PPP OOO POO
r
V0
SECTOR IV SECTOR VI
SECTOR V
OOP r r POP
V5 V6
11/18/2019 Copyright ©2019 Ali M. Bazzi. All rights reserved. 11
SVPWM
S1 S3 S5
iA
A
iB
Vd B O
iC
C
LOAD
S4 S6 S2
OOP r r POP
V5 V6
aligned, respectively r
Vref
r
V4 q V1
a
OPP PPP OOO POO
r
V0
3
2 1 1
• Example: [POO] AO v (t ) V d , v BO ( t ) Vd v CO ( t ) Vd
3 3 3
r 2
11/18/2019 Copyright ©2019 Ali M. Bazzi. All rights reserved.
V 1 V d e j0
17
3
SVPWM
Zero r [PPP] S1 , S 3 , S 5 r
P V0 V0 0
Vector [OOO] S4 , S6 , S2
S1 S3 S5 r r 2
V1 [POO] S1 , S 6 , S 2 V1 Vd e j 0
3
r p
r 2 j
A V2 [PPO] S1 , S 3 , S 2 V2 Vd e 3
Vd B 3
r 2p
C r 2 j
V3 [OPO] S4 , S3 , S2 V3 V d e 3
Active 3
S4 S6 S2 Vector r r 2 j
3p
V4 [OPP] S4 , S3 , S5 V4 Vd e 3
3
N r r 2 j
4p
V5 [OOP] S4 , S6 , S5 V5 V d e 3
3
r r 2 j
5p
V6 [POP] S1 , S 6 , S 5 V6 V d e 3
3
3 3
3 Ts Vref p
a T sin ( q )
Vd 3
3 Ts Vref
bT sin q 0 q p /3
Vd
T0 Ts Ta Tb
11/18/2019 Copyright ©2019 Ali M. Bazzi. All rights reserved. 20
SVPWM
• To optimize switching
and minimize switching Vr 0
r
V1
r
V2
r
V0
r
V2
r
V1
r
V0
losses, we cause one OOO POO PPO PPP PPO POO OOO
v AN
switching action at a 0
Vd
time v BN
Vd
0
• To achieve a v CN Vd
0
symmetrical output T0 Ta Tb T0 Tb Ta T0
• Example:
Sector
VI VI
V V
IV IV
III III
II II
I I
v AB
Vd
0
p 2p 3p
v AO
2Vd / 3
0
iA
0
p 2p 3p
• Example:
• No additional readings