Professional Documents
Culture Documents
+ SE Stage
Diff Stage
- (CE,CB,CC)
CG,CD,CS
+
Diff Stage Diff Stage
-
+ SE Stage
Diff Stage
- (CE,CB,CC)
CG,CD,CS
Components
𝟏𝒎𝑨
Use only MbreakN, MbreakP transistors with 𝑲𝑷 = 𝑽𝟐
, |𝑽𝑻𝑯 | = 𝟎. 𝟓𝑽, 𝝀 = 𝟎
No DC sources are allowed except the VDD!
** Notice that VTH of PMOS must be defined as negative.
Design limitations
1. The sum of used resistances should not go over 5MΩ.
2. The sum of used capacitances should not go over 1mF.
3. Supply voltage are 5V.
4. The tolerance of all required specs is 5% (5% from linear gain and not dB gain)
5. You can use as many amplification stages as you want.
6. DC power dissipation should not go over 0.1W.
Submission requirements
1. Show your IDs and summation in a table.
2. Explain the following:
A. The reason behind using every stage and its purpose.
B. Bias point and small signal considerations for every stage.
3. Analyze the amplifiers bias point operation and validate them with simulations.
4. Analyze the amplifiers small signal operation and validate them with simulations.
5. Show the Bode plot of the amplifier with data points for slopes, gain and 3-dB frequencies.
6. Show the input and output resistance vs. frequency.