Nalla Malla Reddy Engineering College

Autonomous Institution
Department of Electronics and Communication Engineering

MID-II Objective Test Date: 25.02.2020 (FN)

Subject: MPMC Branch, Year and Section: ECE-III-A, B, C
Total marks: 20X0.5=10 Student Roll Number:
Duration: 20 Mins Student name:
Faculty: Mr. K Naveen Kumar, & Mrs. M. Ambika
======================================================================
1. R-2R divide method is used in--- (L3, CO4) [ ]
A) DAC B) ADC C) both D) none
2. In asynchronous data transmission format logic ‘0’ is called as (L4,CO4) [ ]
A) space B) mark C) both D) none
3. In RS-232 a logic 1 is represented by (L2, CO4) [ ]
A) -3v to -25v B) 0v to 25v C) +3v to +25v D) -3v to +25v
4. The USB has ----- wires (L2, CO4) [ ]
A) 2 B) 3 C) 4 D) 5
5. In I2C protocol how many slave address bits are there (L2, CO4) [ ]
A) 7 B) 8 C) 9 D) 5
6. SPI protocol is ----- wire protocol (L2, CO4) [ ]
A) 2 B) 3 C) 4 D) 5
7. ARM processor follows ----------architecture (L2, CO5) [ ]
A) CISC B) RISC C) both D) none
8. The SPSR stores the previous modes of (L2, CO6) [ ]
A) CPSR B) PC C) lr D) SP
9. Every processor mode except user mode can change mode by writing directly to the [ ]
Mode bits of the------- (L2, CO6)
A) CPSR B) PC C) lr D) SP
10. A privileged mode allows full read-write access to the---- (L4, CO6) [ ]
A) CPSR B) PC C) lr D) SP
11. The user mode of ARM is ______________________________ mode (L2, CO6)

12. RISC stands for _____________________________ (L2, CO6)

13. OMAP stands for_________________________________ (L2, CO7)

14. The address space in ARM is _____________________________________ (L2, CO6)
15. Match the following (L4, CO4) [ ]
1. 8255 A. PPI
2. 0800 B. controller
3. 8051 C. ADC
4. 0808 D. DAC
A) 1-a, 2-d, 3-b, 4-c B) 1-a, 2-b, 3-c, 4-d C) 1-a, 2-d, 3-c, 4-b
D) 1-c, 2-d, 3-b, 4-a
16. Match the following in user mode of ARM (L4, CO6) [ ]
1. r13 a. pc
2. r14 b. lr
3. r15 c. sp
A) 1-c, 2-b, 3-a B) 1-a, 2-b, 3-c C) 1-a, 2-c, 3-b D) 1-b, 2-c, 3-a
17. Match the following (L4, CO4) [ ]
a. asynchronous format stop bits are i. I2C
b. asynchronous format logic ‘1’ is called as ii. space
c. asynchronous format logic ‘0’ is called as iii. mark
d. Two wire interface is also called as iv. 1, 1½, 2
A) a-iv, b-iii, c-ii, d-i B) a-iii, b-ii, c-iv, d-i
C) a-iii, b-ii, c-iv, d-i D) a-ii, b-iii, c-iv, d-i
18. Match the following (L4, CO5) [ ]
a. Inter Integrated Circuit i. Multi master, multi slave
b. Use of SCLK ii. Synchronize the two devices
c. SPI can act as iii. full duplex
d. Lines used in the I2C iv. SDA and SCL
e. Communication in UART is v. Simplex, half duplex, full duplex
A) a-i, b-ii, c-iii, d-iv, e-v B) a-ii, b-iv, c-iii, d-v, e-i
C) a-i, b-ii, c-iii, d-v, e-iv D) a-ii, b-iv, c-iii, d-i, e-v

19. The CPSR is divided into 4 fields, each 8-bits wide (L3, CO6) (True / False) _________.

20. The Flag field contains the condition flags? (L4, CO6) (True/ False) _____________.

Faculty: HOD
 MPMC MID-II objective test Key 25.02.2021
1. A
2. A
3. A
4. C
5. A
6. C
7. B
8. A
9. A
10. A
11. Non Privileged mode
12. Reduced Instruction Set Computer
13. Multimedia
14. 2^32
15. A
16. A
17. A
18. A
19. True
20. True