Unit 4: Addressing Modes

Hari K.C.
Introduction
• Addressing mode is also known as memory addressing.
• It is the technique of specifying the operands for any instructions.
• It specifies the address of the data to be operated.
• Advantages:
1) provide flexibility in programming ( pointer to memory, counters for
loop control, indexing of data, program relocation)
2) reduce the number of bits in the addressing field of the instructions
Types of addressing modes
• Each instruction of a computer specifies an operation on certain data.
The most common addressing modes are:
• Immediate addressing mode
• Direct addressing mode
• Indirect addressing mode
• Register addressing mode
• Register indirect addressing mode
• Displacement addressing mode
• Stack addressing mode
 Immediate Addressing:
• This is the simplest form of addressing. Here, the operand is given in
the instruction itself.
• This mode is used to define a constant or set initial values of
variables.
• The advantage of this mode is that no memory reference other than
instruction fetch is required to obtain operand.
• The disadvantage is that the size of the number is limited to the size
of the address field, which most instruction sets is small compared to
word length. e.g:-MVI A,32H
Direct Addressing:
• In direct addressing mode, effective address of the operand is given in
the address field of the instruction.
• It requires one memory reference to read the operand from the
given location and provides only a limited address space.
• Length of the address field is usually less than the word length.
• Eg: Move P, Ro, Add Q, Ro P and Q are the address of operand.
Indirect Addressing:
• Indirect addressing mode, the address field of the instruction refers to
the address of a word in memory, which in turn contains the full
length address of the operand.
• The advantage of this mode is that for the word length of N, an
address space of 2N can be addressed.
• The disadvantage is that instruction execution requires two memory
reference to fetch the operand Multilevel or cascaded indirect
addressing can also be used.
Register Addressing:
• Register addressing mode is similar to direct addressing.
• The only difference is that the address field of the instruction refers to
a register rather than a memory location 3 or 4 bits are used as
address field to reference 8 to 16 generate purpose registers.
• The advantages of register addressing are Small address field is
needed in the instruction.
Register Indirect Addressing:
• This mode is similar to indirect addressing. The address field of the
instruction refers to a register.
• The register contains the effective address of the operand. This mode
uses one memory reference to obtain the operand.
• The address space is limited to the width of the registers available to
store the effective address.
 Displacement Addressing:
• In displacement addressing mode there are 3 types of addressing mode. They are :

1) Relative addressing

2) Base register addressing

3) Indexing addressing.

• This is a combination of direct addressing and register indirect addressing.

• The value is contained in one address field.
• A is used directly and the other address refers to a register whose contents are added to
A to produce the effective address.
Stack Addressing:
• Stack is a linear array of locations referred to as last-in first out queue.
• The stack is a reserved block of location, appended or deleted only at
the top of the stack.
• A stack pointer is a register which stores the address of top of stack
location. This mode of addressing is also known as implicit
addressing.
Single component addressing mode
• Single component addressing mode is a concept used in computer
architecture and assembly language programming.
• It refers to a type of addressing mode where the memory operand of
an instruction is specified using only a single value or address
component.
• This means that the instruction directly references a memory location
or a register without any additional calculations or modifications.
• In single-component addressing mode, the operand's effective
address is the actual address of the data in memory or the register
itself.
Example:
• MOV AX, [1000]
In this case, the single component addressing mode is used. The
instruction moves the data located at memory address 1000 directly
into the AX register. There are no calculations or additional
components involved in determining the memory address.
• ADD AL, BL
Here, the values in the AL and BL registers are added together using a
single component addressing mode, where the operands are the actual
register values.
Multi-Component addressing mode
• Multi-component addressing mode is a more complex addressing mode
used in computer architecture and assembly language programming.
• Unlike single component addressing mode, which directly references a
memory location or register, multi-component addressing mode involves
combining multiple components to calculate the effective address of the
operand.
• In multi-component addressing mode, several elements are typically
involved in calculating the effective address, such as a base address, an
index value, a displacement value, and sometimes a scale factor.
• These elements are combined according to a specific formula to determine
the memory location or register from which the data is to be fetched or
stored.
Examples
• MOV AX, [BX]
=>Indirect Addressing: In this mode, the operand's effective address is stored in a register,
and the instruction refers to the register containing the address rather than the actual
address itself.
MOV CX, [SI*2 + DI]
=>Scaled Indexed Addressing: Similar to indexed addressing, but a scale factor is applied to
the index register value. This is often used in array processing where elements are of a
fixed size.
MOV AL, [SI + BX]
=> Indexed Addressing: Here, an index register (like SI or DI) is added to a base address to
calculate the effective address. This is particularly useful for accessing elements in arrays or
data structures.
MOV AX, [BX + 100]
=> Base-Displacement Addressing: This mode involves adding a base address and a
displacement value to determine the effective address.
Position independent code(PIC)
• Position Independent Code (PIC) is a type of machine code that can be
executed at any memory location without requiring modification or
adjustment of the code itself or associated data.
• PIC is particularly important in scenarios where the exact memory address
of the code is not known at compile time or where the code needs to be
loaded at various memory locations, such as in shared libraries (DLLs) and
when dealing with operating system processes.
• Position Independent Code is a crucial concept for creating shared libraries,
dynamic linking, and executable formats like ELF (Executable and Linkable
Format) used in Unix-like operating systems.
• It allows software components to be loaded and executed in a more
flexible and adaptive manner, making it easier to manage and distribute
software across different systems.
Features of PIC
1) No fixed address : It uses relative addressing or indirect addressing
modes to access data
2) Code and data separation: Data is accessed using relative or indirect
addressing modes, while code execution flows remain independent
of memory addresses.
3) Code Reusability: Since PIC can be loaded and executed at various
memory locations, it enables code reusability.
4) Jump and Call Instructions: PIC often uses relative jump (JMP) and
call (CALL) instructions instead of absolute ones, allowing the code
to adapt to its actual memory location.
Example of PIC
• Call get_address
• This Call instruction is getting the address from the get_address
function.
• The get_address function returns different available address.
Complete computer Description for Basic
Computer
Instruction Codes for basic
computer
• Instructions are encoded as binary instruction codes. A computer
instruction is often divided into two parts:
• An opcode (Operation Code) that specifies the operation for that
instruction
• An address that specifies the registers and/or locations in memory to use
for that operation.
• In the basic computer, since the memory contains 4096 (= 2^12) words, we
needs 12 bit to specify which memory address this instruction will use.
• In the basic computer, bit 15 of the instruction specifies the addressing
mode (0: direct addressing, 1: indirect addressing).
• Since the memory words, and hence the instructions, are 16 bits long, that
leaves 3 bits for the instruction’s opcode.
Addressing modes:
It is the technique of specifying the operands for instruction.
The advantages of addressing mode are: flexible for programmers,
provide large address space.

Types of addressing modes:

Direct AM: Instruction code contains address of operand.
- 1 memory-references after fetching instruction. opcode Direct Address

Immediate AM: Instruction code contains operand

- No memory-reference after fetching instruction opcode Operand(data)

Indirect AM: Instruction code contains address of operand

- 2 memory-references after fetching instruction. opcode Indirect Address
Instruction formats for basic computer
• All Basic Computer instruction codes are 16 bits wide.
• There are 3 instruction code formats:
1) Memory-Reference Instructions:
- take a single memory address as an operand, and have the format:
2) Register-Reference Instructions:
- operate solely on the AC register, and have the following format:

3) Input/Output Instructions:
- for input output operations
Instruction Types for basic computer
1) Functional instructions
- Arithmetic, logic, and shift instructions
- ADD, CMA, INC, CIR, CIL, AND
2) Transfer instructions
- Data transfers between the main memory and the processor registers
- LDA, STA
3) Control instructions
- Program sequencing and control
- JMP, JNZ, JC
4) Input and output instructions
- Input and output operations
- INP, OUT
Computer Registers for basic computer
• Register are used to quickly accept, store, and transfer data and
instructions that are being used immediately by the CPU, there are
various types of registers those are used for various purpose.
• Among of the some mostly used registers named as Accumulator,
Data Register, Address Register, Program Counter, Memory Data
Register, Index register, Memory Buffer Register.
Types of registers
Instruction Register (IR)
• Instruction Register (16 bits) holds the instruction code of the instruction currently executing.
• Outputs of this register are hardwired to specific logic in the control unit, which interprets the bits to
generate control signals.
Address Register (AR)
• Address Register (12 bits) is used to interface with the memory unit. All memory-references are
• initiated by loading the memory address into AR.
Temporary Register (TR)
• Temporary Register (16 bits) is an extra register for storing data or addresses.
Input and Output Registers
• The Basic Computer has one input device and one output device. The Input Register (INPR) holds an
• 8 bit character gotten from an input device.
• The Output Register (OUTR) holds an 8 bit character to be send to an output device.
Program Counter (PC)
• The program counter (PC) is commonly called the instruction pointer (IP) in
Intel x86
• microprocessors, and sometimes called the Instruction Address Register
(IAR), or just part of the instruction sequencer in some computers, is a
processor register.
• Program Counter (12 bits) holds memory address of current/next
instruction to be executed.
• Updated as part of the instruction cycle. Usually incremented, but may be
parallel loaded by jump/branch instructions.
• It keeps track of the next memory address of the instruction that is to be
executed once the execution of the current instruction is completed.
In other words, it holds the address of the memory location of the next
instruction when the current instruction is executed by the microprocessor.
Accumulator Register (AC)
• This Register is used for storing the Results those are produced by the
System. When the CPU will generate Some Results after the
Processing then all the Results will be Stored into the AC Register.
• Accumulator (16 bits) is used for all mathematical, logic, and shift
operations except incrementing and clearing other registers (most
have built-in increment and clear capability).
• It is the destination for all ALU operations, and a source for all dyadic
(two-operand) operations.
Data Register (DR)
• A register used in microcomputers to temporarily store data being
transmitted to or from a
• peripheral device. Data Register (16 bits) is used to contain a second
operand for dyadic operations such as Add, Sub, AND, OR.
Instruction cycle for basic computer
• The CPU performs a sequence of micro-operations for each instruction.
• The sequence for each instruction of the Basic Computer can be refined
into 4 abstract phases:
1) Fetch an instruction from memory
2) Decode the instruction
3) Read the effective address from memory if the instruction has an indirect
address
4) Execute the instruction
After an instruction is executed, the cycle starts again at step 1, for the next
instruction.
Instruction Fetch and Decode
• Program execution begins with: PC ← address of first instruction, SC ← 0
• After this, the SC is incremented at each clock cycle until an instruction is
completed, and then it is cleared to begin the next instruction.
• This process repeats until a HLT instruction is executed, or until the power
is shut off.
• Everything that happens in this phase is driven entirely by timing variables
T0, T1 and T2.
• Hence, all control inputs in the CPU during fetch and decode are functions
of these three variables alone.
Determining the Instruction Type
Memory-Reference Instructions
• Each memory ref instruction is indicated by a unique Di signal.
1) AND operation

2) ADD operation

3) Load operation (LDA)

4) Store operation(STA)
5) Branch unconditionally (BUN)

6) Branch and save return address (BSA)

7) Increment and skip if zero (ISZ)

Input-output and Interrupt operation
Input and Output devices
• The Basic Computer I/O consists of a simple terminal with a keyboard
and a printer/monitor.
• The terminal sends and receives serial information
• The serial information from the keyboard is shifted into INPR
• The serial information for the printer is stored in the OUTR
• INPR and OUTR communicate with the terminal serially and with the
AC in parallel.
• The flags are needed to synchronize the timing difference between
I/O device and the computer.
Interrupts
• Interrupt is the request signal by I/O device for servicing the device by processor.
• With interrupts, the running program is not responsible for checking the status of
I/O devices.
• Instead, it simply does its own work, and assumes that I/O will take care of itself!
• When a device becomes ready, the CPU hardware initiates a branch to an I/O
subprogram called an interrupt service routine (ISR), which handles the I/O
transaction with the device.
• An interrupt can occur during any instruction cycle as long as interrupts are
enabled.
• When the current instruction completes, the CPU interrupts the flow of the
program, executes the ISR, and then resumes the program.
• The program itself is not involved and is in fact unaware that it has been
interrupted.
• Interrupts can be globally enabled or disabled via the IEN flag (flip-flop). If
interrupts are enabled, then when either FGI or FGO gets set, the R flag
also gets set. (R = FGI V FGO)
• This allows the system to easily check whether any I/O device needs
service. Determining which one needs service can be done by the ISR.
• If R = 0, the CPU goes through a normal instruction cycle. If R = 1, the CPU
branches to the ISR to process an I/O transaction.
• The interrupt cycle is a HW implementation of a branch and save return
address operation.
• At the beginning of the next instruction cycle, the instruction that is read
from memory is in address 1.
• At memory address 1, the programmer must store a branch instruction
that sends the control to an interrupt service routine.
• The instruction that returns the control to the original program is “indirect
BUN 0".
Design of accumulator logic
The End