Professional Documents
Culture Documents
402061
DIGITAL SYSTEM DESIGN 1
CHAPTER 9: SHIFT REGISTERS
1 1 1 1 1
CLK
CLK
CLK
S S S S S S S S
Q0 Q1 Q2 Q3 Q4 Q5 Q6 Q7
D0 D1 D2 D3 D4 D5 D6 D7
(11) (12) (13) (14) (3) (4) (5) (6)
(1) (9) Q7
SH/LD SRG 8
(10)
SER
(15)
CLK INH (2) (7)
CLK C Q7
Johnson counter
Johnson counter
C C C C
Q3
K0 Q0 K1 Q1 K2 Q2 K3 Q3
CLK
Johnson counter
Redrawing the same Johnson counter (without
the clock shown) FF0
J0 Q0
“twist” K0
C
Q0
Q3
Q3
Q3
Q3
K1
J1
C
FF3
FF1
C
Q1
Q1
J3
K3
Q2 K2
Q2 2 J
2 FF
Ring counter
Ring counter
Redrawing the Ring counter (without the clock
shown) shows why it is a “ring”.
FF0
J0 Q0
Q3 K0 Q0
Q3
Q3
Q3
K1
J1
C
FF3
FF1
C
Q1
Q1
J3
K3
Q2 K2
Q2 2 J
2 FF
is 1/40 MHz = 25 ns 25 ns
CLK
The total delay is 8
Data in
x 25 ns = 200 ns
Data out
td = 200 ns