Graduate Institute of Electronics Engineering, NTU

Multirate Processing of
Digital Signals: Fundamentals
VLSI Signal Processing

ACCESS IC LAB

ACCESS IC LAB

Graduate Institute of Electronics Engineering, NTU

Outline
Introduction
Sampling Rate Conversion
Multistage Implementation
Practice Structure
Polyphase Implementation

ACCESS IC LAB

Graduate Institute of Electronics Engineering, NTU

Motivation
Definition
More than one sampling rate (clock) are used in a
system

Module 1

clock 1
clock 2

Module 2

ACCESS IC LAB

Graduate Institute of Electronics Engineering, NTU

Conversion Approach
Analog approach
Digital approach (multirate DSP system)

ACCESS IC LAB

Graduate Institute of Electronics Engineering, NTU

Analog Approach
y m xc t t mT

x n h mT nT

Advantages
Simple
Straightforward
Arbitrary sampling rate

Disadvantages
D/A & A/D converter are needed
Ideal (near perfect) lowpass filter is needed
Introduced noise and distortion

ACCESS IC LAB

Graduate Institute of Electronics Engineering, NTU

Digital Approach
Sampling rate conversion
Interpolation
Increase the sampling rate

Decimation
Decrease the sampling rate

ACCESS IC LAB

Graduate Institute of Electronics Engineering, NTU

Sampling Theory
If the highest frequency component in a signal is
fmax, then the signal should be sampled at the rate
of at least 2fmax for the samples to describe the
signal completely, i.e.,

Fs 2 f max
For Fs < 2fmax, alias occurs in the sampling
process.
Alias Distortion (aliasing)

ACCESS IC LAB

Graduate Institute of Electronics Engineering, NTU

Aliasing
X(f)
f
-Fs

fmax

Fs

ACCESS IC LAB

Graduate Institute of Electronics Engineering, NTU

Interpolation by L
x n

w m

h(m)

y m
Fs

Fs
Fs LFs
T 1 Fs

T
L Fs
H I

G,
L
0, otherwise

ACCESS IC LAB

Graduate Institute of Electronics Engineering, NTU

Interpolation by L
x n

w m

y m

h(m)

Fs

Fs
x n

w m

y m

/L

/L

ACCESS IC LAB

Graduate Institute of Electronics Engineering, NTU

Decimation by M
x n

h(m)

w m

y m
Fs

Fs
Fs Fs M
T
F
M s
T
Fs

1,
H I
M
0, otherwise

ACCESS IC LAB

Graduate Institute of Electronics Engineering, NTU

Decimation by M
x n

h(m)

w m

y m

Fs

Fs
x n

w n

/M

y m

ACCESS IC LAB

Graduate Institute of Electronics Engineering, NTU

Conversion by a Rational Factor M/L

T M Fs

T
L Fs

Cascade of two process

x n

h1(m)

Fs

w m

h2(m)

L
F
Fs
M
'
s

F LFs
''
s

Interpolation by L

y m

Decimation by M

ACCESS IC LAB

Graduate Institute of Electronics Engineering, NTU

Conversion by a Rational Factor M/L

A more efficiency implementation
x n

w m

h (m)

F LFs

Fs

''
s

L, min ,
H I
L M
0,
otherwise

w' m
''
s

y m
L
M

Fs'

Fs

ACCESS IC LAB

Graduate Institute of Electronics Engineering, NTU

Multistage Implementation
x n

w m

h(m)

Fs

x n

x n

L1

L1

y m

L Li

Fs

L2

h1(m)

i 1

LI

L2

h2(m)

h(m)

L1

y m

h1(m)

y m

ACCESS IC LAB

Graduate Institute of Electronics Engineering, NTU

Multistage Implementation
Advantages
Reduce the complexity
Reduce storage devices (registers)
Simplify (relax) filter design problem
Reduce the finite wordlength effect

Disadvantages
Increase the control circuit
Difficulty in choosing I and best Lj for 1 i I

ACCESS IC LAB

Graduate Institute of Electronics Engineering, NTU

Interpolated FIR (IFIR) Approach

Nothing to do with interpolation and decimation
Conceptually similar
Suitable for narrowband FIR filter design
LPF
HPF
BPF

ACCESS IC LAB

Graduate Institute of Electronics Engineering, NTU

Application: Interpolated FIR (IFIR)

p

Desired narrowband response

Assume required filter order is N.

G z

2 p
G z 2

Desired

2 s

Stretched filter
Required filter order is reduced to N/2.

Undesired

Interpolated version of stretched filter

Required filter order is still N/2.
p

I z

Image suppresser
Required filter order is M.
Order (N/2+M) is needed to implement!
(N/2+M) << N for small M

ACCESS IC LAB

Graduate Institute of Electronics Engineering, NTU

Interpolated FIR (IFIR)

(a) G(z)

(a) G(z2)

(b) I(z)

(a) G(z2)I(z)

ACCESS IC LAB

Graduate Institute of Electronics Engineering, NTU

Interpolated FIR (IFIR)

IFIR Method

Quantity
Compared

Conventional
Method

G(z)

I(z)

Total

Filter order

233

131

268

Number of
Multipliers

117

66

70

Number of
Adders

233

131

137

ACCESS IC LAB

Graduate Institute of Electronics Engineering, NTU

Some Useful Operations

Duality and Transposition
A dual system is that performs a complementary
operation to that of an original system, and it can be
constructed form the original system through the
process of transposition.
The transposition operation is one in which the
direction of all branches in the network are reversed,
and the roles of the input and output of the network are
interchanged.

ACCESS IC LAB

Graduate Institute of Electronics Engineering, NTU

Duality and Transposition

transposition

x n

y n

y n

x n

z-1

z-1

z-1

z-1

z-1

z-1

ACCESS IC LAB

Graduate Institute of Electronics Engineering, NTU

Duality and Transposition

They are not true in time-varying system, but can
be treated as sampling rate reverse process.
transposition

L
transposition

M
transposition

h(n)

h(n)

transposition

h(n)

h(n)

ACCESS IC LAB

Graduate Institute of Electronics Engineering, NTU

Practical Structure
Decimation

h(n)

M
z-1

M
z-1

M
z-1

M
z-1

z-1

M
z-1

M
z-1

z-1

M
z-1

ACCESS IC LAB

Graduate Institute of Electronics Engineering, NTU

Practical Structure
Interpolation

h(n)

L
z-1

L
z-1

z-1
L

z-1

z-1

z-1
L

z-1

z-1

z-1
L

ACCESS IC LAB

Graduate Institute of Electronics Engineering, NTU

Application: Polyphase FIR Filter

Polyphase decomposition

x n

E0(zM)
z-1

x n

h(n)

y n

E1(zM)
z-1

M 1

l 0

H z
H z

h
n
z

El z

El z M

e
n
z
l

e n h Mn l
l

z-1
EM-1(zM)

y n

ACCESS IC LAB

Graduate Institute of Electronics Engineering, NTU

Polyphase FIR Filter

Noble identity
Noble identity
x n

E (zM)

y n

x n

E (z)

y n

Noble identity

x n

E (zM)

y n

x n

E (z)

y n

ACCESS IC LAB

Graduate Institute of Electronics Engineering, NTU

Polyphase FIR Filter

x n

H (z)

E0(z3)

y n

z-1
E1(z3)
z-1

h0

z-1
z-1
z
z

-1

-1

z-1

E2(z3)

h0

h1

-3

h2

z-1

h3
h1

h3
h4
h5

z-1

z-3

h4
h2

z-3

h5

ACCESS IC LAB

Graduate Institute of Electronics Engineering, NTU

Polyphase FIR Filter

E0(z3)

z-1
3

z-1

h0

z-3

-3

E1(z)

E2(z)

h5

z-1

z-1

-1

h3
h1

h0

3
-1

h4
h2

-3

h3
h1

-1

3
z-1

E2(z3)

E0(z)

z-1
E1(z3)

-1

h4
h2

3
z-1

h5

ACCESS IC LAB

Graduate Institute of Electronics Engineering, NTU

Structure Comparison
3
z

-1

3
z-1
3
z-1
3
z

-1

3
z

-1

h0
h0

h1

z-1
h2

-1

h1

h3

z-1
z-1

h4

Direct implementation

h4
h2

3
h5

h3

z-1

h5

Polyphase implementation