Professional Documents
Culture Documents
Filled Whole
Size Filled half a room Smaller
Buildings
ENIAC
Electronic Numerical Integrator And Computer
Worlds first general purpose computer
Developed at University of Pennsylvania
It was a response to the US army war time needs
Trajectory tables for weapons
Timeline
Started 1943
Finished 1946
too late for war effort
Used until 1955
Data transfer
Move data between memory and ALU registers or between two ALU
registers
Unconditional branch
Normally control unit executes instructions in sequence from memory
This sequence can be changed by branch instruction
Conditional branch
The branch can be made dependant on a condition, thus allowing a
decision point
Arithmetic
Operations performed by ALU
Address modify
Permits addresses to be computed in ALU and then inserted into
instructions stored in memory
Chapter # 2 Computer Organization & Architecture 14
Structure of IAS
S H E H E R YAR MALI K
UNIVAC I
Universal Automatic Computer
Used for both scientific and commercial applications
It can perform matrix algebraic computations, statistical
problems, premium billing and logistical problems
Developed in 1947 by Eckert-Mauchly Computer
Corporation
Used in US Bureau of Census 1950 calculations
UNIVAC II
Faster and greater memory size than UNIVAC I
It give new trends in technology
Pipelining
On board cache
On board L1 & L2 cache and possibly L3 cache
Branch prediction
The processor looks ahead in the instruction code fetched from memory
and predicts which branches, or groups of instructions, are likely to be
processed next
Data flow analysis
The processor analyzes which instructions are dependent on each other’s
results, or data, to create an optimized schedule of instructions
Speculative execution
Using branch prediction and data flow analysis, some processors
speculatively execute instructions ahead of their actual appearance in
the program execution, holding the results in temporary locations
Chapter # 2 Computer Organization & Architecture 30
Performance Mismatch
S H E H E R YAR MALI K
Processor components
Main memory
I/O devices
Interconnection structures
Power
Power density increases with density of logic and clock speed
Dissipating heat
RC (Resistor-Capacitor) delay
Speed at which electrons flow limited by resistance and capacitance of
metal wires connecting them
Delay increases as RC product increases
Wire interconnects thinner, increasing resistance
Wires closer together, increasing capacitance
Memory latency
Memory speeds lag processor speeds
Solution
More emphasis on organizational and architectural approaches
Chapter # 2 Computer Organization & Architecture 38
Microprocessor Trend
S H E H E R YAR MALI K
Performance (vs. VAX-11/780)
4004
It was a 4-bit microprocessor
It was world’s First Microprocessor
It addressed 4,096 4-bit wide memory locations
It instruction set contained only 45 instructions
Its speed was 50 KIPs
This was slow when compared to the 100,000 instructions
per second by the 30-ton ENIAC computer in 1946. The
main difference was that the 4004 weighted much less
than one ounce
8080
first general purpose microprocessor
8 bit data path
Used in first personal computer – Altair
Chapter # 2 Computer Organization & Architecture 46
Intel Evolution – x86
S H E H E R YAR MALI K
8086
5MHz – 29,000 transistors
much more powerful
16 bit
instruction cache, prefetch few instructions
8088 (8 bit external bus) used in first IBM PC
80286
16 Mbyte memory addressable
up from 1Mb
80386
32 bit
Support for multitasking
80486
sophisticated powerful cache and instruction pipelining
built in maths co-processor
Chapter # 2 Computer Organization & Architecture 47
Intel Evolution - Pentium
S H E H E R YAR MALI K
Pentium
Superscalar
Multiple instructions executed in parallel
Pentium Pro
Increased superscalar organization
Aggressive register renaming
branch prediction
data flow analysis
speculative execution
Pentium II
MMX technology
graphics, video & audio processing
Pentium III
Additional floating point instructions for 3D graphics
Pentium 4
Note Arabic rather than Roman numerals
Further floating point and multimedia enhancements
Core
First x86 with dual core
Core 2
64 bit architecture
Core 2 Quad
3GHz – 820 million transistors
Four processors on chip
Core i3, i5, i7
Two to four processor on chip
Seven generations
Nehalem
Sandy Bridge
Ivy Bridge
Haswell
Broadwell
Skylake
Kabylake
Embedded
ARM Cortex Embedded Processors (Cortex-M)
Embedded real time
ARM Cortex Real-time Embedded Processors (Cortex-R)
Application platform
ARM Cortex Application Processors (Cortex-A)
Linux, Palm OS, Symbian OS, Windows mobile, Android
Secure applications
ARM Specialist Processors (SecurCore)
as of Q4 2016
as of Q4 2016
Cortex-R7 Cortex-R8
High Highest Storage
performance performance &
4G modem and 5G modem and modem
storage storage
as of Q4 2016
SC000 SC300
© ARM
2016
ARMv8-
M
Different sizes
Different constraints, optimization, reuse
Different requirements
Safety, reliability, real-time, flexibility, legislation
Lifespan
Environmental conditions
Static v dynamic loads
Slow to fast speeds
Computation v I/O intensive
Descrete event v continuous dynamics