Scribd Logo
Upload

Welcome to Scribd!

  • Appendix B The Basic of Logic Design

    Uploaded by

    Osama Alqahtani
    7 views9 pages
    1) Decoders select one of multiple outputs based on an input code. Multiplexors select one of several inputs to output based on a select line. 2) A basic 1-bit ALU can perform logic operations like AND and OR using NAND or NOR gates. A 32-bit ALU extends this to 32 bits. 3) Tailoring the 32-bit ALU for MIPS involves adding an slt instruction to compare two numbers for the sign bit to determine if one is less than the other.

    Original Description:

    Original Title

    ALU-RegFile

    Copyright

    © © All Rights Reserved

    Available Formats

    PPT, PDF, TXT or read online from Scribd

    Did you find this document useful?

    Is this content inappropriate?

    Report this Document
    1) Decoders select one of multiple outputs based on an input code. Multiplexors select one of several inputs to output based on a select line. 2) A basic 1-bit ALU can perform logic operations like AND and OR using NAND or NOR gates. A 32-bit ALU extends this to 32 bits. 3) Tailoring the 32-bit ALU for MIPS involves adding an slt instruction to compare two numbers for the sign bit to determine if one is less than the other.

    Copyright:

    © All Rights Reserved
    Download as PPT, PDF, TXT or read online from Scribd
    Flag for inappropriate content
    7 views9 pages

    Appendix B The Basic of Logic Design

    Uploaded by

    Osama Alqahtani
    1) Decoders select one of multiple outputs based on an input code. Multiplexors select one of several inputs to output based on a select line. 2) A basic 1-bit ALU can perform logic operations like AND and OR using NAND or NOR gates. A 32-bit ALU extends this to 32 bits. 3) Tailoring the 32-bit ALU for MIPS involves adding an slt instruction to compare two numbers for the sign bit to determine if one is less than the other.

    Copyright:

    © All Rights Reserved
    Download as PPT, PDF, TXT or read online from Scribd
    Flag for inappropriate content
    of 9

    Appendix B

    The Basic of Logic Design

    1
    B.3 Combinational Logic

    Decoders:

    2
    Multiplexors

    2×1 Mux:

    A 32-bit wide 2×1 Mux:

    3
    B.5 Constructing a Basic Arithmetic Logic Unit

    A 1-Bit ALU

    4
    A 32-Bit ALU

    5
    NOR
    A 1-bit ALU that perform AND, OR,
    addition and subtraction: a  b  a b

    6
    Tailoring the 32-Bit ALU to MIPS
    • slt

    (a  b) 0  ((a  b)  b) (0  b)
     a b
    that is, a 1 if a-b is negative and 0 if it’s positive  sign bit

    7
    The final 32-bit ALU

    8
    B.8 Register Files

    You might also like