You are on page 1of 54

PARALLEL

PROCESSING
- Dr. V. Kavitha
Content
◦ Hierarchical Memory Structure
◦ Memory Hierarchy
◦ Optimization of memory hierarchy
◦ Addressing schemes for main memory
◦ Virtual memory system
◦ The concept of virtual memory
◦ Paged Memory System
◦ Segmented Memory system
◦ Memory with paged segment
Content
◦ Memory allocation and management
◦ Classification of memory policies
◦ Optimal load control
◦ Memory management policies

◦ Cache Memory and management


◦ Characteristics of cache
◦ Cache memory management

◦ Input – Output Subsystems


◦ Characteristics of I/O subsystems
◦ Interrupt Mechanism and Special Hardware
◦ I/O processors and I/O Channels
VIRTUAL MEMORY
CACHE MEMORY
MEMORY
MANAGEMENT
Characteristics of I/O Sub Systems
I/0 subsystem in a dual processor
List of I/O devices
Programmed-Driven I/O
Select I/O device

Read device Status

Is data ready

Read data from device interface


Simplified I/O interface for serial data
Interrupt Mechanisms and Special Hardware

Device ready/busy
Device interrupt
Error indicators

a). Readable status register

Mode Start Device


Interrupt / Non Interrupt
Master reset / synchronization Character format
Selector(baud rate) selector

b). Writable status register


Simplified I/O
interface for
parallel data
Input interface with handshaking
Polled interrupt
method
I/O Processor and I/O Channels
Architecture of Intelligent agent subsystem
Selector channel architecture
Architecture of
character-
Multiplexor
Channel
The intel 8089 I/O Processor
Register set of a
channel in Intel
IOP
Logical
representation of
peripheral
processing sub
system

You might also like