You are on page 1of 1

DPLL architecture

I
N

cos([k ])
sin([k ])
SIGNAL GENERATOR

kd

F (z )

I tan Q
1

Phase Detector

n[k ]

sin([k ])

The loop performance depend also on: integration time T Phase Detector
1

You might also like