Scribd Logo
Upload

Welcome to Scribd!

  • Timing: TA: Yu-Chun Kuo Professor: Terng-Yin Hsu

    Uploaded by

    Leepsteer Loo
    11 views6 pages
    This document discusses timing considerations for combinational circuits, specifically setup time and hold time. It explains that setup time refers to the minimum time a data input must be stable before a clock edge, while hold time refers to the minimum time a data input must be stable after a clock edge. To address timing issues, the document proposes using a multiplexer to isolate the combinational circuit from the clock, ensuring inputs meet setup and hold time requirements.

    Original Description:

    Digital Circuit

    Original Title

    Timing

    Copyright

    © © All Rights Reserved

    Available Formats

    PDF, TXT or read online from Scribd

    Did you find this document useful?

    Is this content inappropriate?

    Report this Document
    This document discusses timing considerations for combinational circuits, specifically setup time and hold time. It explains that setup time refers to the minimum time a data input must be stable before a clock edge, while hold time refers to the minimum time a data input must be stable after a clock edge. To address timing issues, the document proposes using a multiplexer to isolate the combinational circuit from the clock, ensuring inputs meet setup and hold time requirements.

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd
    Flag for inappropriate content
    11 views6 pages

    Timing: TA: Yu-Chun Kuo Professor: Terng-Yin Hsu

    Uploaded by

    Leepsteer Loo
    This document discusses timing considerations for combinational circuits, specifically setup time and hold time. It explains that setup time refers to the minimum time a data input must be stable before a clock edge, while hold time refers to the minimum time a data input must be stable after a clock edge. To address timing issues, the document proposes using a multiplexer to isolate the combinational circuit from the clock, ensuring inputs meet setup and hold time requirements.

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd
    Flag for inappropriate content
    of 6

    Timing

    TA : Yu-Chun Kuo
    Professor : Terng-Yin Hsu
    Integration System & Intellectual Property Lab
    CSIENCTU

    Outline
    Setup Time
    Hold Time
    Solution

    isIP

    Integration System & Intellectual Property Lab

    Setup Time
    Combinational
    Circuit

    Setup limit

    clk

    clk

    clk
    D

    isIP

    Integration System & Intellectual Property Lab

    Hold Time
    Combinational
    Circuit

    Hold limit

    clk

    clk

    clk
    D

    isIP

    Integration System & Intellectual Property Lab

    Solution

    Combinational
    Circuit

    clk

    isIP

    Combinational
    Circuit

    clk

    clk

    Integration System & Intellectual Property Lab

    Solution

    MUX

    clk

    isIP

    Combinational
    Circuit

    Combinational
    Circuit

    Integration System & Intellectual Property Lab

    You might also like