You are on page 1of 18

Second

Project Progress Presentation


Project Title
DESIGN OF MICRO CONTROLLER
BASED MODULE FOR CYCLIC
TESTING OF AN ACTUATOR
Team Members:
Abhilash. B.T (1DB07EC002)
Anil Kumar. R (1DB07EC009)
Manjunath. L (1DB07EC050)
Mithun Kumar (1DB07EC057)
External Guide: Internal Guide:
Mr. Sudheendra Ms. Asha Rani Borah.
Manager,ARDC, HAL. ECE Dept
CONTENTS
OBJECTIVE
PARTS OF AIRCRAFT
BLOCK DIAGRAM
FEATURES
FLOW CHART
CONCLUSION

E&C,DBIT 28/3/2011
3
OBJECTIVE:
The project aims to design a micro
controller based module for cyclic
testing of an Aircraft Actuator used to
create air drag for speeding down the
aircraft after landing.

E&C,DBIT 28/3/2011
4
Parts of an Aircraft
 Aileron

 Elevator

 Rudder

 Wing Flap

 Rudder Pedal

 Stabilizer

 Flap
 Most aircraft in the air today operate these flaps using extensive
hydraulic systems.

 The efficiency and reliability of operating these flaps is of critical


importance.  

 These hydraulic systems utilize large centralized pumps to


maintain pressure.

 Hydraulic lines to distribute the pressure to the flap actuators


E&C,DBIT 28/3/2011
8
ACTUATORS
Definition
Actuators are mechanical devices for moving or
controlling a mechanism or a system.

Types of Actuators

Based on the shape and direction of actuation


Linear Actuator - is a device that applies force in a linear
manner.
Rotary Actuator - provides rotational motion of less than 360.
Hydraulic Actuator

A cylinder or fluid motor that converts hydraulic


power into useful mechanical work.
 The mechanical motion produced may be linear,
rotary, or oscillatory.
 High force capability,
 High power per unit weight and volume,
 Good mechanical stiffness, and high dynamic
response.
 8-bit Microcontroller
 Advanced RISC Architecture Features Of Atmega-32

 131 Powerful Instructions – Most Single-clock Cycle


Execution
 32 x 8 General Purpose Working Registers
Up to 16 MIPS Throughput at 16 MHz
 High Endurance Non-volatile Memory segments
 1024 Bytes EEPROM
 2 Kbyte Internal SRAM

E&C,DBIT 28/3/2011
11
 Data retention: 20 years at 85°C/100 years at 25°C.

In-System Programming by On-chip Boot Program.

 Programming Lock for Software Security.

 JTAG Interface.

 Extensive On-chip Debug Support.

 Programming of Flash, EEPROM, Fuses, and Lock Bits


through the JTAG Interface.
E&C,DBIT 28/3/2011
12
Flow Chart
E&C,DBIT 28/3/2011
16
Conclusion

We have successfully designed the hardware


components which is flexible and economical.

 We have completed the interfacing of


peripheral components with microcontroller.

Proposed work: Code to be tested on hardware.

 
Thank you

You might also like