RAJALAKSHMI ENGINEERING COLLEGE, THANDALAM.

DEPARTMENT OF ECE LABORATORY PLAN Subject Code : 147351 Subject: DIGITAL ELECTRONICS LAB Year : II Year ECE A and B SECTION Faculty Name:Mrs. J. Joselin Jeya Sheela/ Mrs.Radhamani Date of Experiment S.No (Batch I & II) 1 Week 1

Name of the Experiments Design and implementation of Adders and

Remarks

Subtractors using logic gates. 2 Week 2 Design and implementation of code converters using logic gates (i) vice versa (ii) Binary to gray and vice-versa 3 Week 3 Design and implementation of 4 bit binary Adder/ subtractor and BCD adder using IC 7483 BCD to excess-3 code and

Week 4

Design and implementation of 2Bit Magnitude Comparator using logic gates 8 Bit Magnitude Comparator using IC 7485

Week 5

Design and implementation of 16 bit odd/even parity checker /generator using IC74180.

Week 6

Design and implementation of Multiplexer and Demultiplexer using logic gates and study of IC74150 and IC 74154

Week 7

Design and implementation of encoder and decoder using logic gates and study of IC7445 and IC74147

Week 8

Construction and verification of 4 bit ripple counter and Mod-10 / Mod-12 Ripple counters

Week 9

Design and implementation of 3-bit synchronous up/down counter

10

Week 10

Implementation of SISO, SIPO, PISO and PIPO shift registers using Flip- flops.

11

Week 11 & 12

Design of combinational circuits and sequential using VHDL