Professional Documents
Culture Documents
Ic Lab Maual 120903093542 Phpapp02 PDF
Ic Lab Maual 120903093542 Phpapp02 PDF
FOR
By
KUMAR GOUD.K
Asst.Professor
IC APPLICATIONS LAB
III ECE (I SEM)
LIST OF EXPERIMENTS (As per JNTU Syllabus)
PART-1
PART-2
IC APPLICATIONS LAB
DOS DONTS
1. Be regular to the lab. 1. Do not exceed the voltage Rating.
2. Follow proper Dress Code. 2. Do not inter change the ICs while doing the
3. Maintain Silence. experiment.
4. Know the theory behind the experiment before 3. Avoid loose connections and short circuits.
coming to the lab. 4. Do not throw the connecting wires to floor.
5. Identify the different leads or terminals or pins of 5. Do not come late to the lab.
the IC before making connection. 6. Do not panic if you dont get the output.
6. Know the Biasing Voltage required for different
families of ICs and connect the power supply
voltage and ground terminals to the respective
pins of the ICs.
7. Know the Current and Voltage rating of the ICs
before using them in the experiment.
8. Avoid unnecessary talking while doing the
experiment.
9. Handle the IC Trainer Kit properly.
10. Mount the IC Properly on the IC Zif Socket.
11. Keep the Table clean.
12. Take a signature of the in charge before taking the
kit/components.
13. After the completion of the experiments switch
off the power supply and return the apparatus.
14. Arrange the chairs/stools and equipment properly
before leaving the lab.
COMPONENTS REQUIRED:
Name of the
Specifications Quantity
Component/Equipment
IC 741 Refer Appendix A 1
Resistors 3.3 K,2.2K 1
Resistors 1K 2
Resistor 10k 4
Regulated Power Supply (0 30V),1A 2
Function Generator (0.1 1MHz),20Vp-p 1
Cathode Ray Oscilloscope (0 20MHz) 1
Multimeter 3 digit display 1
Bread Board 1
Probes & Connecting wires
THEORY:
Adder: A two input summing amplifier may be constructed using the inverting mode. The adder can be
obtained by using either non-inverting mode or differential amplifier. Here the inverting mode is used. So
the inputs are applied through resistors to the inverting terminal and non-inverting terminal is grounded.
This is called virtual ground, i.e. the voltage at that terminal is zero. The gain of this summing amplifier is
1; any scale factor can be used for the inputs by selecting proper external resistors.
Subtractor: A basic differential amplifier can be used as a subtractor. If all resistors are equal in value then
output voltage can be derived by using superposition principle. To find V01 due to V1 alone make V2=0.Then
the circuit becomes a non inverting amplifier having input voltage V1/2 at the non inverting input terminal
and output becomes V01=V1/2[1+R/R]
=V1
Thus the output voltage V0 due to both the inputs can be written as V0= V01+V02
= V1-V2
Comparator: It is a circuit which compares a signal voltage applied at one input terminal of op-amp with a
known reference voltage at the other input. Non inverting comparator circuit is shown in figure. A fixed
reference voltage is applied to (-) input and time varying signal Vi is applied to (+) input.
The output voltage is at Vsat for Vi<Vref.
And Vo goes to +Vsat for Vi>Vref.
The output waveform for a sin input signal applied to (+) input as shown.
CIRCUIT DIAGRAMS:
Fig1.1: Adder
Fig1.2: Subtractor
Fig1.3: Comparator
PROCEDURE:
Adder:
2. Apply the supply voltages of +15V to pin7 and -15V to pin4 of IC 741 respectively.
4. Vary the input voltages and note down the corresponding outputs at pin 6 of the IC 741
5. Notice that the output is equal to the sum of the two inputs.
Subtractor:
2. Apply the supply voltages of +15V to pin7 and -15V to pin4 of IC741 respectively.
4. Vary the input voltages and note down the corresponding output at pin 6 of the IC 741
Comparator:
2. Apply the supply voltages of +15V to pin7 and -15V to pin4 of IC741 respectively.
3. Apply the input Vi as sin wave of 1k HZ, 10V p-p amplitude and Vref as show in fig1.3.
OBSERVATION TABLES:
Adder:
Subtractor:
PRECAUTIONS:
RESULT:
1. What is an op-amp?
COMPONENTS REQUIRED:
Name of the
Specifications Quantity
Component/Equipment
IC 741 Refer Appendix A 1
Capacitors 0.1f, 0.01f Each one
Resistors 159, 1.5k Each one
Regulated Power Supply (0 30V),1A 2
Function Generator (0.1 1MHz), 20V p-p 1
Cathode Ray Oscilloscope (0 20MHz) 1
Bread Board 1
Probes & Connecting wires
THEORY:
Integrator: In an integrator circuit, the output voltage is the integration of the input voltage. The output
t
voltage of an integrator is given by Vo = -1/R1Cf Vidt.
0
At low frequencies the gain becomes infinite, so the capacitor is fully charged and behaves like an open
circuit. The gain of an integrator at low frequency can be limited by connecting a resistor in shunt with
capacitor.
Differentiator: In the differentiator circuit the output voltage is the differentiation of the input voltage. The
output voltage of a differentiator is given by Vo = - RfC1 dVin/df .The input impedance of this circuit
decreases with increase in frequency, thereby making the circuit sensitive to high frequency noise. At high
frequencies circuit may become unstable. For pin configuration and specifications of op amp (IC 741).
CIRCUIT DIAGRAMS:
Fig2.1: Integrator
Fig2.2: Differentiator
CALCULATIONS (Theoretical):
Integrator:
Choose T = 2RfCf
Select Rf = 10R1
t/2
Vo (p-p) = -1/ R1Cf Vi (p-p) dt
0
Differentiator
PROCEDUER:
Integrator
Differentiator
WAVE FORMS:
Integrator
Differentiator
OBSERVATION TABLES:
Integrator
Differentiator
MODEL CALCULATIONS:
Integrator:
For T= 1 msec
fa = 1/T = 1 KHz
fa = 1 KHz = 1/(2RfCf)
Rf =1.59 K
Rf = 10 R1
R1= 159
Differentiator:
For T = 1 msec
f= 1/T = 1 KHz
fa = 1 KHz = 1/ (2RfC1)
Rf=1.59 K
Fb = 10 fa = 1/2 R1C1
R1 =159
PRECAUTIONS:
RESULT:
1. What is an op-amp?
AIM: To obtain the frequency response of i) Second order Low Pass Filter (LPF)
COMPONENTS REQUIRED:
Name of the
Specifications Quantity
Component/Equipment
IC 741 Refer Appendix A 1
Resistors 10k 3
Resistors 3.3k 2
Capacitors 0.01f 2
Cathode Ray Oscilloscope (0 20MHz) 1
Regulated Power Supply (0 30V),1A 1
Function Generator (1Hz 1MHz) 1
Bread Board 1
Probes & Connecting wires
THEORY:
a) LPF:
A LPF allows frequencies from 0 to higher cut of frequency fH. At fH the gain is 0.707 Amax, and after fH
gain decreases at a constant rate with an increase in frequency. The gain decreases 40dB each time the
frequency is increased by 10. Hence the rate at which the gain rolls off after fH is 40dB/decade or 12 dB/
octave, where octave signifies a two fold increase in frequency. The frequency f=fH is called the cut off
frequency because the gain of the filter at this frequency is down by 3 dB from 0 Hz. Other equivalent terms
for cut-off frequency are -3dB frequency, break frequency, or corner frequency.
b) HPF:
The frequency at which the magnitude of the gain is 0.707 times the maximum value of gain is called low
cut off frequency. Obviously, all frequencies higher than fL are pass band frequencies with the highest
frequency determined by the closed loop band width all of the op-amp.
CIRCUIT DIAGRAMS:
DESIGN:
Assume pass band gain Av=2, Cut off frequency fc=5 KHz
PROCEDURE:
3. Check the gain of non-inverting amplifier by keeping the frequency of the input signal in the pass
4. Keeping the input signal amplitude constant, vary the frequency until the output voltage reduces to
0.707 Vo max, the corresponding frequency is the cut-off frequency (fc) of the filter.
1. For LPF: - Keeping the input signal amplitude constant, adjust the input frequency at 10fc gives the
Roll-off factor.
2. For HPF: - Keeping the input signal amplitude constant, adjust the input frequency at 0.1fc note down
the output signal amplitude. The difference in the gain of the filter at fc and 0.1 fc gives the Roll-off
factor.
OBSERVATION TABLES:
i/p frequency in(Hz) o/p Voltage Vo p-p (v) Gain magnitude Gain magnitude in
(Vo/Vi) db =20log(Vo/Vi)
i/p frequency in(Hz) o/p Voltage Vo p-p (v) Gain magnitude Gain magnitude in
(Vo/Vi) db =20log(Vo/Vi)
PRECAUTIONS:
RESULT:
AIM: To Design a RC Phase Shift & Wein Bridge Oscillators of output frequency 200 Hz.
Resistor 3.3 K 3
Resistor 33K 2
Resistor 12K 1
Variable Resistor 1.2M,50K Each one
Capacitor 0.1f 3
Capacitor 0.05 f 2
741 IC Refer Appendix -A 1
Bread Board 1
Dual Channel Power Supply (0-30V) 1
Cathode Ray Oscilloscope (0 20MHz) 1
Connecting wires &Probes
CIRCUIT DIAGRAMS:
THEORY:
The op-amp is used in inverting mode and so it provides 1800 phase shift. The additional phase 1800deg
provided by RC feedback network to obtain total phase shift of 3600.The feedback network consists of three
identical RC stages. Each RC stage provides 600phase shift ,so that total phase shift provided by feed back
network is 1800. Here the gain of the inverting op-amp should be at least 29, or Rf = 29R1.Frequency of
oscillation fo = 1/ (2RC 6)
It is a audio frequency oscillator. Feed back signal in this circuit is connected to non inverting input
terminal so that op-amp is working as a non inverting amplifier. So the feed back network need not provide
any phase shift. The circuit can be viewed as a Wein-Bride with a series RC network in one arm and parallel
RC network in ad joint arm.R1 and Rf are connected in the remaining two arms. Here Rf = 2R1.
CALCULATIONS (theoretical):
ii. The gain Av at the above frequency must be at least 29 i.e Rf/R1=29
The frequency of oscillation fo is exactly the resonant frequency of the balanced Wein Bridge and is given by
fo = 1/(2 )
The gain required for sustained oscillations is given by Av= 3. i.e., Rf=2R1
PROCEDURE:
3. Calculate the output wave form frequency and peak to peak voltage
4. Compare the theoretical and practical values of the output waveform frequency
OBSERVATIONS:
RESULT:
VIVA-VOICE:
COMPONENTS REQUIRED:
Name of the
Specifications Quantity
Component/Equipment
IC 555 Refer Appendix B 1
Resistor 10k 1
Capacitors 0.1f,0.01f Each one
Bread Board 1
Cathode Ray Oscilloscope (0 20MHz) 1
Regulated Power Supply (0 30V),1A 1
Probes & Connecting wires
THEORY:
A Monostable Multivibrator, often called a one-shot Multivibrator, is a pulse-generating circuit in which the
duration of the pulse is determined by the RC network connected externally to the 555 timer. In a stable or
stand by mode the output of the circuit is approximately Zero or at logic-low level. When an external trigger
pulse is obtained, the output is forced to go high (VCC). The time the output remains high is determined
by the external RC network connected to the timer. At the end of the timing interval, the output
automatically reverts back to its logic-low stable state. The output stays low until the trigger pulse is again
applied. Then the cycle repeats. The Monostable circuit has only one stable state (output low), hence the
name monostable. Normally the output of the Monostable Multivibrator is low. When the power supply
VCC is connected, the external timing capacitor C charges towards VCC with a time constant (RA+RB)
C. During this time, pin 3 is high (VCC) as Reset R=0, Set S=1 and this combination makes Q =0 which
has unclamped the timing capacitor C. For pin configuration and specifications, see Appendix-B
CIRCUIT DIAGRAMS:
Design:
Model calculations:
Trigger Voltage = 4V
PROCEDURE:
3. Observe the output waveform and capacitor voltage as shown and measure the pulse duration.
MODEL WAVEFORMS:
Fig 5.3 (a): Trigger signal (b): Output Voltage (c): Capacitor Voltage
Sample Readings:
PRECAUTIONS
RESULT:
COMPONENTS REQUIRED:
Name of the
Specifications Quantity
Component/Equipment
IC 741 Refer Appendix A 1
IC 555 Refer Appendix B 1
Resistor 100 2
Resistor 56 K 1
Resistor 100 K 2
Capacitors 0.01f 2
Multimeter 3 digit display 1
Bread Board 1
Cathode Ray Oscilloscope (0 20MHz) 1
Regulated Power Supply (0 30V),1A 1
Probes & Connecting wires
THEORY:
The circuit shows an inverting comparator with positive feed back. This circuit converts arbitrary wave
forms to a square wave or pulse. The circuit is known as the Schmitt trigger (or) squaring circuit. The input
voltage Vin changes the state of the output Vo every time it exceeds certain voltage levels called the upper
threshold voltage Vut and lower threshold voltage Vlt. When Vo = - Vsat, the voltage across R1 is referred to
as lower threshold voltage, Vlt. When Vo=+Vsat, the voltage across R1 is referred to as upper threshold
voltage Vut. The comparator with positive feed back is said to exhibit hysteresis, a dead band condition.
Apart from the timing functions, the two comparators of the 555 timer can be used independently for other
applications. One example is a Schmitt Trigger shown here. The two comparator inputs (pin 2 & 6) are tied
together and biased at 1/2 Vcc through a voltage divider R1 and R2.Since the threshold comparator will trip
at 2/3 Vcc and the trigger comparator will trip at 1/3Vcc,the bias provided by the resistors R1 & R2 are
centered within the comparators trip limits. By modifying the input time constant on the circuit, reducing the
value of input capacitor (C1) 0.001 uf so that the input pulse get differentiated, the arrangement can also
be used either as a bistable device or to invert pulse wave forms. In the later case, the fast time combination
of C1 with R1 & R2 causes only the edges of the input pulse or rectangular waveform to be passed. These
pulses set and reset the flip-flop and a high level inverted output is the result.
CIRCUIT DIAGRAMS:
Design:
PROCEDURE:
2. Apply an arbitrary waveform (sine/triangular) of peak voltage greater than UTP to the input of a
Schmitt trigger.
3. Observe the output at pin6 of the IC 741 and at pin3 for IC 555 Schmitt trigger circuits by
varying the input and note down the readings as shown in Table 1 and Table 2
4. Find the upper and lower threshold voltages (Vutp, VLtp) from the output wave form.
WAVE FORMS:
OBSERVATIONS:
Table 1:
IC 741 IC 555
Parameter Input Output Input Output
Voltage( Vp-p),V
Time period(ms)
Table 2:
Vutp
Vltp
PRECAUTIONS:
RESULTS:
COMPONENTS REQUIRED:
Name of the
Specifications Quantity
Component/Equipment
IC 723 Refer Appendix C Each one
IC 7805
IC7809
IC7912
Resistor 3.3K,4.7K,100 Each one
Variable Resistors 1K, 5.6K Each one
Regulated Power Supply (0 30V),1A 1
Bread Board 1
Probes & Connecting wires
THEORY:
A voltage regulator is a circuit that supplies a constant voltage regardless of changes in load current and
input voltage variations. Using IC 723, we can design both low voltage and high voltage regulators with
adjustable voltages. For a low voltage regulator, the output VO can be varied in the range of voltages VO
<Vref, where as for high voltage regulator, it is VO > Vref. The voltage Vref is generally about 7.5V.Although
voltage regulators can be designed using Op-amps, it is quicker and easier to use IC voltage Regulators.IC
723 is a general purpose regulator and is a 14-pin IC with internal short circuit current limiting, thermal
shutdown, current/voltage boosting etc. Furthermore it is an adjustable voltage regulator which can be varied
over both positive and negative voltage ranges. By simply varying the connections made externally, we can
operate the IC in the required mode of operation. Typical performance parameters are line and load
regulations which determine the precise characteristics of a regulator. The pin configuration and
specifications are shown in the Appendix-c.
CIRCUIT DIAGRAM:
RB = 3.3 K
For given Vo
R1 = (VR Vo) / Io
R2 = Vo / Io
PROCEDURE:
a) Line Regulation:
Sample Readings
a) Line Regulation:
Vo set to 5V Vo set to 3V
b) Load Regulation:
Vo set to 5V Vo set to 3V
MODEL GRAPHS:
PRECAUTIONS:
RESULTS:
APPARATUS:
1. IC 74LS74.
2. Bread board IC trainer kit.
3. Patch cords.
PIN DIAGRAM:
LOGIC SYMBOL:
LOGIC DIAGRAM:
TRUTH TABLE:
THEORY:
The D flip-flop is also known as the Data flip-flop or the Delay flip-flop. It is used to either store
the data or introduce a delay. If a 0 is given at Din, then S is 0 and R will be 1. This resets the flip-flop.
If a 1 is given at Din, and then S is 1 and R 0. This sets the flip-flop. Thus we find that D out is always
equal to Din. Hence this flip-flop can be used to store a binary digit. So it is known as the Data flip-flop. The
D flip-flop can also be clocked similar to the RS flip-flop. In the clocked D flip-flop D out will be made
equal to D in only when the clock arrives. Thus the data bit is sent to the output after a delay. Therefore, the
D flip-flop is also known as the Delay flip-flop.
PROCEDURE:
PRECAUTIONS:
VIVA QUESTIONS:
2. What is D-FF?
3. Define a latch?
4. Define a FF?
5. What is the difference b/w latch & FF?
6. In flip-flop how many stable states are there?
7. What is edge triggering
8. What is level triggering
9. I/P of D-F/F =1, then what is the O/P value Q=
2. DECADE COUNTER-7490
APPARATUS:
1. IC 7490
2. Bread board IC trainer kit.
3. Connecting wires.
4. Patch cords.
PIN DIAGRAM:
LOGIC DIGRAM:
LOGIC SYMBOL:
OBSERVATIONS:
Decimal
QD QC QB QA Equivalent
output
0 0 0 0 0
0 0 0 1 1
0 0 1 0 2
0 0 1 1 3
0 1 0 0 4
0 1 0 1 5
0 1 1 0 6
0 1 1 1 7
1 0 0 0 8
1 0 0 1 9
THEORY:
The decade counter (mod-10 counter) is used most often. In order to count from 0 through 9, a
counter with 3 flip-flops is not sufficient. With 4 flip-flops one can count from 0 to15 (16 states). Out of
these 16 states, we should skip any 6 states. In the decade counter, when the output is 1010(for the 10th
clock pulse), all the flip-flops should be reset. Thus the outputs Q3 and Q1 are given directly to the inputs of
the AND gate and the outputs Q2 and Q0 are given through inverters. Therefore, for the 10th clock pulse,
the counter output would be 1010 for a moment. This sends the output of the AND gate to HIGH clearing all
the flip-flops. Thus a decade counter has been developed.
PROCEDURE:
PRECAUTIONS:
VIVA QUESTIONS:
1. What is a counter?
2. what are the asynchronous inputs
3. To restrict the count value of a counter, if takes the help of inputs.
4. To restrict the count value of a counter, if takes the help of inputs.
5. Define mod up counter.
6. Define mod down counter.
7. Difference b/w mod-up counter and mod-down counter.
APPARATUS:
1. Bread board.
2. IC 7495.
3. Patch cords.
4. Connecting wires.
PIN DIAGRAM:
LOGIC SYMBOL:
THEORY:
A shift register is an n-bit register with a provision for shifting its stored data by one bit position
at each tick of the clock. The serial input, SERIN, specifies a new bit to be shifted into one end at each clock
tick. This bit appears at the serial output, SEROUT, after n clock ticks, and is lost one tick later. Thus, an
n-bit serial-in, serial-out shift register can be used to delay a signal by n clock ticks. A serial-in, parallel-out
shift register has outputs for all of its stored bits, making them available to other circuits. Such a shift
register can be used to perform serial-to-parallel conversion. Conversely, it is possible to build a parallel-in,
serial-out shift register. At each clock tick the register either loads new data from inputs 1D-ND or it shifts
its current contents, depending on the value of the LOAD/SHIFT control input. The device uses a 2-input
multiplexer on each flip-flops D input to select between the two cases. A parallel-in, serial-out shift register
can be used to perform parallel-to-serial conversion. By providing outputs for all of the stored bits in a
parallel-in shift register, we obtain the parallel-in, parallel-out shift register. Such a device is general enough
to be used in any of the applications of the previous shift registers.
PROCEDURE:
1. Mount the IC 7495 on logic trainer and make the required connections.
2. Connect pins-2, 3, 4, 5 of the IC to logic switches SW1, SW2, SW3 and SW4 for applying low
and high logic levels at this input.
3. The serial input is given to pin-1 and mode control to pin-6.
4. Pins-8 and 9 are shorted and connected to clock pulse.
5. Connect Vcc=+5v to pin-14.
6. Pin-7 is grounded.
CLEARING FUNCTION:
1. After the register has been cleared, any 4-bit serial number can be loaded into the register.
2. Set mode control switch to low.
3. Set the serial input to high.
4. Apply a clock pulse which will shift the serial input 1 into the register, in this case QA is 1.
5. Return serial input switch SW3 to low and apply three clock pulses. The register will show an
output of 00001.We can load any 4-bit number into the register in this way.
PRECAUTIONS:
VIVA QUESTIONS:
1. What is a register?
2. What is a shift register?
3. What are the operations performed by a shift register?
4. Applications of SISO shift register.
5. Applications of PISO shift register.
6. Applications of SIPO shift register.
7. Applications of PIPO shift register.
8. What is the IC package?
9. What is a universal shift register?
10. What are the operations performed by a universal shift register?
11. Applications of SISO universal shift register.
12. Applications of PISO universal shift register.
13. Applications of SIPO universal shift register.
14. Applications of PIPO universal shift register.
15. What is the IC package?
16. Difference b/w shift register and universal shift register.
4. 3 - 8 DECODER- 74138
AIM: To verify the operation of 3 to 8 line decoder using IC 74138.
APPARATUS:
1. IC 74138.
2. Bread board trainer kit
3. Patch cords
4. Connecting wires.
PIN DIAGRAM:
LOGIC SYMBOL:
LOGIC DIAGRAM:
TRUTH TABLE:
THEORY:
n
Decoder is the combinational circuit which contains n input lines to 2 output lines. The decoder
is used for converting the binary code into the octal code. The IC74138 is the 3*8 decoder which contains
three inputs and eight outputs and also three enables out of them two are active low and one is active high.
Decoders are used in the circuit where required to get more outputs than that of the inputs which also used in
the chip designing process for reducing the IC chip area.
PROCEDURE:
7. When E3 is low all the outputs are high irrespective of E11 and E21 and high
8. If E11 and E21 are low and E31 is high, the inputs are low, the outputs O01 will be low with all the
other outputs are low.
9. Similarly by changing the inputs we get (one) 1 output as low and all other outputs as high.
10. When all inputs are high O71 will be low and all other will be high
PRECAUTIONS:
VIVA QUESTIONS:
1. What is decoder?
2. What is a encoder?
3. For a 2- I/P decoder how many O/Ps are produced
4. A decoder with n input produces max. of __ no.of minterms.
5. The general representation of an encoder is
6. Draw the 2 to 4 line decoder with only nor gates.
7. Difference b/w de multiplexer and decoder
8. The general representation of an encoder is for economical realization, decoder is used to realize a
function which contain ( Less no. of dont cares)
9. A 16 to 64 decoder can be obtained by cascading of
10. Can more than one decoder O/P be activated at one time?
APPARATUS:
1. IC 7485.
2. Bread board IC trainer kit.
3. Patch cords.
PIN DIAGRAM:
LOGIC SYMBOL:
LOGIC DIAGRAM:
FUNCTION TABLE;
THEORY:
Comparing two binary words for equality is a commonly used operation in computer systems and
device interfaces. A circuit that compares two binary words and indicates whether they are equal is called a
comparator. Some comparators interpret their input words as signed or unsigned numbers and also indicate
an arithmetic relationship (greater or less than) between the words. These devices are often called magnitude
comparators. A 1-bit Comparator is designed using Ex-OR and Ex-NOR gates. The outputs of 4 XOR gates
are ORed to create a 4-bit comparator. The IC 7485 is 4-bit magnitude comparator. With respect to the 8
inputs 3 inputs are cascaded inputs. After the 8 input operations are performed further the outputs are based
on the cascaded inputs.
PROCEDURE:
3. Give the cascaded inputs IA>B, IA=B, IA<B and verify the outputs.
PRECAUTIONS:
VIVA QUESTIONS:
2. To form a 12 bit comparator how many 4-bit comparators are connected in cascaded form.
3. The IC 7485 is a package and is a ____ comparator.
4. How many cascaded input are there for a 4-bit comparator.
6. 8 x 1 MULTIPLEXER-74150
APPARATUS:
1. IC74150.
2. Bread board IC trainer kit.
3. Patch cords.
4. Connecting wires.
PIN DIAGRAM:
LOGIC SYMBOL:
TRUTH TABLE
THEORY:
A multiplexer is a digital switch- it connects data from one of n sources to its output. An 8*1 is
multiplexer consists of 3 input lines as select lines and 8 input lines and 1 output line. A multiplexer is a
unidirectional device which follows the data from input lines to output lines. Multiplexers are obviously
useful device in any application in which data must be multiple source to destination. A common application
in computers is the mux between the processors registers and its ALU.
PROCEDURE:
PRECAUTIONS:
1. All the pins should be identified properly.
2. Supply voltage should not exceed +5v.
3. Avoid loose connections on the bread board.
VIVA QUESTIONS:
1. Mux is an implementation of
2. Multiplexer is represented by
3. De multiplexer is represented by
RESULT: 8*1 multiplexer is verified using IC74150.
AIM: To verify the operation of (16 x 4) RAM using IC 74189 (Read and Write operations)
APPARATUS:
1. IC74189.
2. Bread board IC trainer kit.
3. Patch cords.
4. Connecting wires.
PIN DIAGRAM:
LOGIC SYMBOL:
LOGIC DIAGRAM:
FUNCTION TABLE:
THEORY:
The 74LS189 is a high speed 64-bit Ram organized as a 16- word by 4-bit array. Address inputs are buffered
to minimize loading and are fully decoded on-chip. The outputs are 3-state and are in the high impedance
state whenever the Memory Enable (ME) input is HIGH. The outputs are active only in the Read mode and
the output data is the complement of the stored data. Here A0-A3 are the Address Inputs, D1-D4 are Data
inputs, O1-O4 are Inverted Data Outputs.
PROCEDURE:
This experiment has 3 stages Clearing the memory, data entry (Write operation) and data
verification (Read operation).
1) The memory Enable pin is used to select 1- of-n ICs i.e. like a Chip Select signal.
For simply city, the memory enable pin is permanently held low.
2) The address lines are given through an up /down counter with preset capability.
3) The set address switch is held high to allow the user choose any location in the RAM, using the address
bits.
4) The address and data bits are used to set an address and enter the data.
5) The Read/Write switch is used to write data on to the RAM.
The RAM IC 7489 is a volatile memory. This means that it will lose the data
stored in it, on loss of power. However, this dose not means that the content of the memory becomes 0h, but
not always. The RAM IC 7489 does not come with a Clear Memory signal. The memory has to
be cleared manually.
WRITE OPERATION:
ADDRESS DATA
0h - 0000 Ah - 1010
1h - 0001 Bh - 1011
2h - 0010 4h - 0100
3h - 0011 7h - 0111
4h - 0100 Ch - 1100
5h - 0101 1h - 0001
6h - 0110 Fh - 1111
7h - 0111 5h - 0101
8h - 1000 8h - 1000
9h - 1001 3h - 0011
10h - 1010 Eh - 1110
11h - 1011 9h - 1001
12h - 1100 Dh - 1101
13h - 1101 0h - 0000
14h - 1110 2h - 0010
15h - 1111 6h - 0110
1. Assume that the following data has to be written on to the RAM. The address and data are given in the
hexadecimal format.
2. Position the Stack/Queue switch in the Queue position.
3. Position the Read/Write switch in the Write position to enable the entry of data in to the RAM.
4. Position the Set Address switch in the 1 position to allow random access of memory.
5. Set the desired address (any address at random) using the address bit switches.
6. Set the desired data (refer table for the data to be entered in each location) using the data bit Switches.
7. Observe that the data is indicated by the LEDs (D3 toD0). This is because the data is written on to the
RAM.
8. Also observe that the data is indicated by the data outputs is the compliment of the data input (refer truth
table condition ME =L and WE=L).
RVR INSTITUTE OF ENGINEERING & TECHNOLOGY (IBRAHIM PATAN, HYDERABAD) ECE
IC APPLICATION LAB MANUAL 55
9. After each data entry, make a note of the location where data is entered. This is to make sure that we are
not re entering data in the same location.
10. Repeat steps 4 and 5 until data has been entered in all the addresses listed in the above table
11. Position the Read/Write switch in the Read position, to disable data entry.
12. This completes data entry.
READ OPERATION: -
QUESTIONS:
APPENDIX A
IC 741
Pin Configuration:
Specifications:
20. Overshoot= 5%
APPENDIX B
IC 555
Pin Configuration:
Specifications:
NE 555 0o to 70oC
APPENDIX C
IC723
Pin Configuration:
Specifications of 723:
Power dissipation : 1W
REFERENCES
3. D.Roy Choudhury and Shail B.Jain, Linear Integrated Circuits, 2nd edition, New Age International.
4. James M. Fiore, Operational Amplifiers and Linear Integrated Circuits: Theory and Application, WEST.
6. Ramakant A. Gayakwad, Operational and Linear Integrated Circuits, 4th edition, PHI.
8. S. Franco, Design with Operational Amplifiers and Analog Integrated Circuits, 3rd edition, TMH.
9. William D. Stanley, Operational Amplifiers with Linear Integrated Circuits, 4th edition, Pearson.
10. www.analog.com.
11. www.datasheetarchive.com
12. www.ti.com