You are on page 1of 3

Layout Diagram:

Figure : CMOS 3 Input NOR Gate timing diagram in Micro wind using 0.25um CMOS technology.

Timing Diagram:

Figure 2.6: CMOS 3 Input NOR Gate timing diagram in Micro wind using 0.25um CMOS technology.
Layout Diagram:

Figure : CMOS 3 Input NOR Gate timing diagram in Micro wind using 0.25um CMOS technology.

Timing Diagram:

Figure 2.6: CMOS 3 Input NOR Gate timing diagram in Micro wind using 0.25um CMOS technology.

You might also like