Mi

Microelectronic
l t i Circuits
Ci it

Amplifier Basics

Bits, pilani
Mi d signal
Mixed i l System
S t design
d i
ADC SubSystem
ADC- S bS t Design
D i

 A to D Converter, D to A Converter
Fl h ADC-100
Flash ADC 100 M
Msps
Band width requirement of OPAMP

Bits, pilani
Bits, pilani
DAC
D i
Design iissues

 Diff amp,
amp biasing circuit
circuit, CSA
CSA, C (if compensation is
reqd.)
Si
Signals
l
 Arbitrary in nature
nature.

 g sensors---variations
Obtained through
converted into current or voltage

Bits, pilani
Si
Sinusoid
id
 Important signal in analysis , design, testing
 For an LTI system, if input is sinusoid, output is
also sinusoid with modified amplitude and
phase.
h H
Hence analysis
l i iis easy

 Every natural signal can be represented as sum

of sine waves of different frequencies and
amplitude.

 Lab testing is possible

Bits, pilani
Why amplifier first?
 Reasons—
 F d
Fundamentalt l signal
i l processing
i ffunction
ti
 Employed in every electronic system
 Easy to understand
 Design techniques can be easily extended to
design of complex analog circuits.

Similar to NOT gate in Digital Electronics

Bits, pilani
A lifi circuit
Amplifier i it symbol
b l

Bits, pilani
Amplifiers

 Need- Weak signals- energy too small for

reliable processing

 Requirement---Information contained in the

signal should not get changed/ Output must
be exact replica of the input.
 Relation ship of amplifiers
vo(t) = A vi(t)
Bits, pilani
Ch
Characterizing
t i i parameters
t
 Gain
 Voltage swing
 Linearity
 Power efficiency
 Frequency response
 Power supply
pp y and dc bias

Bits, pilani
A l
Analog D
Design
i ttradeoffs
d ff

Bits, pilani
G i / ttransfer
Gain/ f characteristics
h t i ti
 Voltage Gain

 Current gain

 Power gain

Bits, pilani
VTC

Bits, pilani
I f
Information
ti from
f VTC
 Highest and Lowest signal amplitude
 Gain—steepness of transition
 Inverting/ non inverting nature
 Single/ dual power supply
 Offset

Bits, pilani
Measuring Unit---Use of Decibel
unit

 The decibel,
decibel or dB
dB, is a means of expressing
either the gain of an active device (such as
an amplifier) or the loss in a passive device
(such as an attenuator or length of cable).

 The decibel was developed by the telephone

company to conveniently express the gain or
loss in telephone transmission systems.

Bits, pilani
 Input
pu >---- Amp p##1 ---- Ampp#
#2 ------> Ou
Output
pu
 A1 = 275, A2 = 55
 The total gain factor At = 275 x 55 = 15
15,125.
125

 Use llogarithms-
U ith
 log (A x B) = log A + log B
 log (A/B) = log A - log B

Bits, pilani
 Invented a unit of gain measurement called a
Bel," named after Alexander Graham Bell
"Bel Bell.

Th defined
They d fi d the
th B Bell as
Gain in Bels = log A = log (Po / Pi )
where A = Power amplification factor

Bits, pilani
 log 275 = 2
2.4393326
4393326 and
 log 55 = 1.7403626,

15,125

 so the total gain in our cascade is

 2.4393326 + 1.7403626 = 4.179,695,289
Bels
 Rounding problem---
problem
 4.179 Bels15124.99----4.2 Bels15,849
 5% error
Bits, pilani
 it was decided to express power gain in
units which were equal to one-tenth of a
Bel, or in deci-Bels
 1 Bel=10 decibels
 Gain in decibels (dB) = 10 log A

 2.4393326 + 1.7403626 = 4.179,695,289 Bels

 24.39 + 17.40 = 41.79 decibels

 41.79 dB is a power gain of 15,101,

while 41.8 dB is a power gain of 15,136,
so the error is only 0
0.23%.
23%
Bits, pilani
V lt
Voltage gain---
i
 Gain in dB
dB---10
10 log[ (Vo2/RL) / (Vi2/Ri)]
 If RL= Ri

 Gain in dB= 20 log (Vo/ Vi)

Bits, pilani
Li
Linearity
it
 Amplifier follows a relationship
relationship.--- linear
amplifier
 vo(t) = A vi(t)
 Any deviation (higher powers of vi) ---
nonlinear
li di
distortion
i

Bits, pilani
THD
Bits, pilani
Amplifier
p Power Supplies
pp

 Important part of the circuit

 Power balance equation---
Pdc + Pin = P load + P dissipated
 Maximum power must be delivered to the
l d
load
 Figure of merit---Amplifier Power efficiency
PL
 100
Pdc Bits, pilani
Cl
Classes off amplifiers
lifi
 Class A
A----η
ηmax = 25 %
 Class B (~70%)
 Class AB (~70%)
 Class C (~80%)
 Class D (~100%)

Bits, pilani
N d tto sett DC Bi
Need Bias
Practical VTC is non
linear-- Saturation,
varying slope

output will be distorted

--Operate
Operate at a point where
VTC is close to linear-
middle
--Keep input small Bits, pilani
Frequency response-
b d idth
bandwidth
 Ideal frequency response
response---gain
gain does not
change with frequency

 Practical frequency response

Bits, pilani
 Poles, Zeros and Bode Plots
Characterization:
K ( s  z1 )( s  z 2 ) ... ( s  z m )
G (s) 
s  ( s  p1 )( s  p 2 ) ... ( s  pn )
s s s
(  1)(  1) ... (  1)
K  z1 z 2 z m  z1 z2 zm
G (s) 
 p1 p2 pn  s  ( s  1)( s  1) ... ( s  1)
p1 p2 pn
K  z1 z 2 z m 
KB 
 p1 p2 pn 
( z1s  1)( z 2 s  1) ... ( zm s  1)
G (s)  K B
s  ( p1 s  1)( p 2 s  1) ... ( pn s  1)
(Time Constant Form.)
Characterization:
Ch i i
Considering the transfer function in the time constant form.
we have 4 different types
yp of terms in the time constant form,,
these are:
1 1
KB, , , (s / z  1)
s (s / p  1)
Expressing the transfer function dB:
j
KB (  1)
G ( jw)  z
 j
(j )(  1)
0 p
20 log | G ( j ) |
j  j
 20 log K B  20 log | (  1) | 20 log | j | 20 log | 1|
z o p
 Mechanics: We have 4 distinct terms to consider:

20logKB ----- ( constant gain in time constant format)

 20log|j /ω0 |
- ----- (Pole at origin if wo=1)

- 20log|(j  /1 + |p|) ------ (Pole at 0 = p )

20log|(j/1 ±z)| ----- (zero at 0 = z )

wlg
 1 1 1 1 1 1

This is a sheet of 5 cycle,

cycle semi-log
semi log paper.
paper
This is the type of paper usually used for
preparing Bode plots.

dB Mag
Phase
(deg)

wlg

 (rad/sec)
F
Frequency response plots
l t
 Different types of transfer functions---
functions
 K

w 1 jw 1
j w 1 jw
wo j wo 1
wo wo

Bits, pilani
K constant
t t
Gain in dB

Log w

Ө= 0

Log w
j / o
jw/w
Gain in dB

20 dB/ dec

wo
Log w

Ө= 90

Log w
-j w/wo = 1/ [jw/wo]–
, pole at the origin, jw/w
w0=1 o

Gain in dB

20 dB/ dec

Log w
wo rad./ sec

For a pole at the origin draw a line with a slope of -20

Ө dB/decade that goes through 0 dB at 1 rad/sec

Log w

Ө= -90
1+ j (w/w
( / o)
Gain in dB
Corner plot

20 dB/ dec

wo
Log w
Corner frequency
Ө

90

45
Ө= tan-1 (w/wo)

0 1 wo
0.1 Log w
~10 wo
M
Magnitude
it d and
d phase
h
jw
1
wo

Bits, pilani
1 / [1+ j (w/w
( / o)]
Gain in dB

wo
Log w

20 dB/ dec

Ө
Ө= -tan-1 ((w/wo)
~0.1 wo
Log w
-45

-90
~10 wo
 Using Matlab For Frequency Response
Instruction: We can use Matlab to run the frequency response for the
previous example. We place the transfer function in the
form:
5000 ( s  10) [ 5000s  50000 ]

( s  1) ( s  500) [ s 2  501s  500]

The Matlab Program

num = [5000 50000];

den = [1 501 500];
Bode (num,den)
(n m den)
Using Matlab For Freq.
Freq Response
Instruction: We can use Matlab to run the frequency response for the
previous example. We place the transfer function in the
form:
5000 ( s  10) [ 5000s  50000 ]

( s  1) ( s  500) [ s 2  501s  500]

The Matlab Program

num = [5000 50000];

den = [1 501 500];
Bode (num,den)
(num den)
 Bode Diagrams

From: U(1)
40

30

20
agnitude (dB))

10

-10
ase (deg); Ma

1 10 100 500
0

-20
Pha

-40
To: Y(1)

-60
100(1  jw / 10)
-80 Bode for: G ( jw) 
(1  jw)(1  jw / 500)
-100
10-1 100 101 102 103 104

Frequency
q y ((rad/sec))

G( j)  tan1 ( / 10)  tan1 ( / 1)  tan1 ( / 500)

Initial angle=00 and final angle -900
Evaluating the frequency
response
 Single time constant circuits

Vo (s) = 1/ [1+sCR] vi (s) Vo (s) = sCR/ [1+sCR] vi (s)

[vo./ vi]= K / [1+{s/wo}] [[vo./ vi]]= K s / [1+{s/w

[ { o}]

Bits, pilani
Bits, pilani
Bits, pilani
 Importance
p of phase,
p , phase
p margin
g
 The output signals of all amplifiers exhibit a time delay when compared to their
input signals.
signals This delay causes a phase difference between the amplifier
amplifier's
s input
and output signals. If there are enough stages in the amplifier, at some
frequency, the output signal will lag behind the input signal by one cycle period at
that frequency. In this situation, the amplifier's output signal will be in phase with
its input signal though lagging behind it by 360°, i.e., the output will have a phase
angle of −360°.

 In conventional operational amplifiers, the critical output phase angle is −180°

because the output is fed back to the input through an inverting input which adds
an additional −180°.

 If amp phase angle is −135°. is -135

135° Then phase margin is: 135° - (-180
( 180°)) = 45
Bits, pilani
Amplifier circuit models-analysis tools

 Amplifiers must be characterized for its

terminal behavior first to be used as block in
system design
 For analysis
y p purpose,
p , complex
p circuits are
replaced by their (models)--- simple circuits
 Voltage amplifier model (v (v,v)
v)
 Current amplifier (i,i)
 Trans conductance (v
Trans-conductance (v,i)
i)
 Trans-resistance (i,v)

Bits, pilani
U 2 portt network
Use t k th
theory

Bits, pilani
 Z parameter model

2/3/2016 Anu Gupta BITS PILANI

CLASSIFICATION OF AMPLIFIERS
Voltage amplifier
Ro

+ + +
vi Ri vo
Avvi
- -
-

Using the voltage divider rule open circuit voltage gain is

Av = vo/v
/ i|io=0
Unit (V/V)
Ideal conditions: R0 = 0 Ri =  condition for no loss
Bits, pilani
 Current amplifier

ii io

+ +
Ri Aivi Ro vo
- -

Short-Circuit current gain

Ais = io/ii |vo=0
Unit (A/A)
Ideal conditions R i = 0 ; R0 = 

Bits, pilani
 Transconductance amplifier
io
+ +
vi Ri Ro vo
Gmvi
- -

Short-Circuit Transconductance
Gm = io/vi |vo=0
Unit (A/V)
Ideal conditions Ri =  ; R0 = 

Bits, pilani
Transresistance amplifier

ii Ro

+
Ri vo
Rmii
-

Open-Circuit Transresistence
Rm = vo/ii |io=0
Unit (V/A)
Ideal
de conditions
co d o s Ri = 0 ; R0 = 0
Bits, pilani
Relations between parameters

Av0 = Ais(Ro /Ri)

Av0 = GmRo

Av0 = Rm/Ri

Bits, pilani
END

Bits, pilani