Analog IC Design - - Unit 5 - Week 3 https://onlinecourses.nptel.ac.in/noc18_ec05/un...

reviewer2@nptel.iitm.ac.in ▼

Courses » Analog IC Design Announcements Course Ask a Question Progress Mentor

Unit 5 - Week 3

Course
outline
Assignment 3
The due date for submitting this assignment has passed. Due on 2018-02-14, 23:59 IST.
How to access
the portal Submitted assignment

Week 0

Week 1

Week 2

Week 3

Negative
Feedback
1) A unity-gain closed-loop amplifier exhibits a frequency peaking of 50% in the vicinity of the gain
Stability of
crossover. What is the phase margin?
Negative
Feedback
Systems

Dominant Pole
Compensation Hint

Active Load
No, the answer is incorrect.
One Stage Score: 0
OpAmps-1
Accepted Answers:
One Stage (Type: Range) 37,41
OpAmps-2
1 point
One Stage
OpAmps-3 2)
Quiz :
Assignment 3

Assignment_3_solutions

Week 3 :
Feedback

Week 4
Hint
© 2014 NPTEL - Privacy & Terms - Honor Code - FAQs -
A project of In association with

Funded by

1 of 5 Wednesday 16 May 2018 05:12 PM

Analog IC Design - - Unit 5 - Week 3 https://onlinecourses.nptel.ac.in/noc18_ec05/un...

Powered by 1 point
Week 8-Negative
Feedback with 3)
delays

Week 9-Stability
and phase
margin revisited
Hint

Week 10-one- and

two-stage Yes, the answer is correct.
opamps at the Score: 1
block level
Accepted Answers:
Week 11 (Type: Range) 0,4.62
-Two-stage
1 point
opamps at the
circuit level

Week 12 - Fully
differential
opamps (a)Unity

DOWNLOAD
VIDEOS
Hint

No, the answer is incorrect.

Score: 0
Accepted Answers:
(Type: Numeric) 4

1 point

5) b) 4

Hint

No, the answer is incorrect.

Score: 0
Accepted Answers:
(Type: Numeric) 16

1 point

6)

2 of 5 Wednesday 16 May 2018 05:12 PM

Analog IC Design - - Unit 5 - Week 3 https://onlinecourses.nptel.ac.in/noc18_ec05/un...

Compute the phase margin of the circuit (Hint: Break the loop at node X).

Hint

No, the answer is incorrect.

Score: 0
Accepted Answers:
(Type: Range) 37,47

1 point

7) What is the phase margin if RD is increased to 2 kΩ?

Hint

No, the answer is incorrect.

Score: 0
Accepted Answers:
(Type: Range) 25,28

1 point

8)

3 of 5 Wednesday 16 May 2018 05:12 PM

Analog IC Design - - Unit 5 - Week 3 https://onlinecourses.nptel.ac.in/noc18_ec05/un...

(a) input common-mode voltage range

Hint

No, the answer is incorrect.

Score: 0
Accepted Answers:
(Type: Numeric) 1.5

1 point

9) (a)input common-mode voltage range

Hint

No, the answer is incorrect.

Score: 0
Accepted Answers:
(Type: Numeric) 4.5

1 point

10)(b) closed-loop output impedance (in KΩ)

Hint

No, the answer is incorrect.

Score: 0
Accepted Answers:
(Type: Range) 0.23,0.26

1 point

11)(c) small-signal voltage gain in open-loop (in dB)

4 of 5 Wednesday 16 May 2018 05:12 PM

Analog IC Design - - Unit 5 - Week 3 https://onlinecourses.nptel.ac.in/noc18_ec05/un...

Hint

No, the answer is incorrect.

Score: 0
Accepted Answers:
(Type: Range) 43.71,48.32

1 point

12)(D)common-mode gain (in dB)

Hint

No, the answer is incorrect.

Score: 0
Accepted Answers:
(Type: Range) -61,-55

1 point

13)(e) CMRR (in dB)

Hint

No, the answer is incorrect.

Score: 0
Accepted Answers:
(Type: Range) 98.976,109.28

1 point

Previous Page End

5 of 5 Wednesday 16 May 2018 05:12 PM