Professional Documents
Culture Documents
Electronics Questions On Combinational Circuits
Electronics Questions On Combinational Circuits
(Deemed to be University)
Department of Electronics and Communication Engineering
a) Derive the Boolean expression for T1 through T4. Evaluate the outputs F1 and F2 as a function
of the four inputs and draw the truth table including T1 through T4 and outputs F1 and F2.
b) Plot the output Boolean Functions obtained in part (b) on K-maps and show that the
simplified Boolean expressions are equivalent to the ones obtained in part (a).
A B C D T1 T2 T3 T4 F1 F2
0 0 0 0 0 0 0 0 0 1
0 0 0 1 0 0 0 1 1 0
0 0 1 0 1 0 1 0 1 1
0 0 1 1 1 0 1 1 1 0
0 1 0 0 0 1 0 1 1 1
0 1 0 1 0 1 0 0 0 1
0 1 1 0 0 1 0 1 1 1
0 1 1 1 0 1 0 0 0 1
1 0 0 0 0 0 1 0 1 1
1 0 0 1 0 0 1 1 1 0
1 0 1 0 1 0 1 0 1 1
1 0 1 1 1 0 1 1 1 0
1 1 0 0 0 0 1 0 1 1
1 1 0 1 0 0 1 1 1 0
1 1 1 0 0 0 1 0 1 1
1 1 1 1 0 0 1 1 1 0
F2 = A’B + D’
Question: 2 Design a combinational circuit with three inputs and 1 output satisfying following
two conditions.
A) The output is 1 when the binary value of the inputs is less than 3.
B) The output is 1 when the binary value of the inputs is an even number.
Truth Table of the Comb. Circuit K-Map
F= C’ + A’B’
Question: 3 Design a combinational circuit with three inputs, x, y, and z, and three outputs, A,
B, and C. When the binary input is 0, 1, 2, or 3, the binary output is one greater than the input.
When the binary input is 4, 5, 6, or 7, the binary output is two less than the input.
Truth Table of the Comb. Circuit K-Map for A
A = x.y + y.z
K-Map for B
K-Map for C
Question: 4 The seven outputs of the decoder (a, b, c, d, e, f, g) select the corresponding
segments in the display, as shown in Fig. 2 a. The numeric display chosen to represent the
decimal digit is shown in Fig. 2 b. Using a truth table and Karnaugh maps, design the BCD-to-
seven-segment decoder using a minimum number of gates. The six invalid combinations should
result in a blank display.
Based on the Boolean expressions obtained for a, b, c, d, e. f and g. logic diagram can be drawn
for a BCD-to-seven-segment decoder.