Scribd Logo
Upload

Welcome to Scribd!

  • Open Ended Experiment Lab File Verilog Programming (Ece 423) Aim: To Implement Verilog HDL Code For Uart

    Uploaded by

    uday
    18 views3 pages
    This document is a lab file submitted by two students for their Verilog programming course. It details an experiment with the aim of implementing a UART Verilog HDL code. The document includes sections on the aim, apparatus required, theory behind UART, the design of the experiment, observations made, results, and lists of figures and contents. It was submitted to their professor for review and assessment.

    Original Description:

    OE

    Original Title

    format open ended

    Copyright

    © © All Rights Reserved

    Available Formats

    DOCX, PDF, TXT or read online from Scribd

    Did you find this document useful?

    Is this content inappropriate?

    Report this Document
    This document is a lab file submitted by two students for their Verilog programming course. It details an experiment with the aim of implementing a UART Verilog HDL code. The document includes sections on the aim, apparatus required, theory behind UART, the design of the experiment, observations made, results, and lists of figures and contents. It was submitted to their professor for review and assessment.

    Copyright:

    © All Rights Reserved
    Download as DOCX, PDF, TXT or read online from Scribd
    Flag for inappropriate content
    18 views3 pages

    Open Ended Experiment Lab File Verilog Programming (Ece 423) Aim: To Implement Verilog HDL Code For Uart

    Uploaded by

    uday
    This document is a lab file submitted by two students for their Verilog programming course. It details an experiment with the aim of implementing a UART Verilog HDL code. The document includes sections on the aim, apparatus required, theory behind UART, the design of the experiment, observations made, results, and lists of figures and contents. It was submitted to their professor for review and assessment.

    Copyright:

    © All Rights Reserved
    Download as DOCX, PDF, TXT or read online from Scribd
    Flag for inappropriate content
    of 3

    OPEN ENDED EXPERIMENT

    LAB FILE
    VERILOG PROGRAMMING (ECE 423)
    AIM: TO IMPLEMENT VERILOG HDL CODE FOR
    UART

    DEPARTMENT OF ELECTRONICS AND COMMUNICATION


    ENGINEERING
    AMITY SCHOOL OF ENGINEERING AND TECHNOLOGY
    AMITY UNIVERSITY, UTTAR PRADESH

    Submitted to : Submitted by
    Dr. Pradeep Kumar Yatharth Gupta(A2305116069)
    Department of ECE, P. Uday Ashish(A2305116072)
    Amity School of Engineering
    and Technology, AUUP

    1
    TABLE OF CONTENT

    S.NO TITLE PAGE NO.

    1. AIM 4

    2. APPARATUS REQUIRED 4

    3. THEORY 4-6

    4. DESIGN 7

    5. OBSERAVTIONS 8

    6. RESULT 9

    LIST OF FIGURES
    2
    S.NO NAME OF FIGURE PAGE NO.

    1. PROJECT LAYOUT 7

    2. MAX. Q FACTOR VS. TIME 8

    3. BER ANALYZER 8

    You might also like