You are on page 1of 2

RESUME

Pradeep
Karra

Masters in VLSI System Design with over 8 years of industrial experience in IC Layout Design. IC Layout Engineer

Sound knowledge in CMOS,FinFET Analog and SRAM Memory Layout design and verification. Lingaraju Complex,2nd floor, Gandhibazar,
Good problem solving, communication and organizational skills. Bangalore,India.
kpradeep.vlsi@gmail.com
Seeking a challenging position in which my expertise and experience can be effectively utilized. Mobile :+918520822880.

SOCIAL MEDIA WORK EXPERIENCE

https://www.facebook.com/kpradeep.vlsi Lead Engineer : Memory Layout Design

https://www.linkedin.com/in/pradeep-karra- WhizChip Design Technologies ,Bangalore. India


penang-malaysia/ July 2019 – till date
@Pradeep K
Working on SRAM memory compiler development from open source compiler.
Working on layout development for peripheral blocks of memory.
Training junior engineers on memory layouts design.
TOOLS : Cadence Virtuoso, Mentor Graphics Calibre.

EDUCATION ...continued
Senior Technical Analyst
M.Tech in VLSI System Design UST Global Sdn Bhd,Bayan Lepas,Malaysia
JNTU,Hyderabad,Andhra Pradesh May 2018 - June 2019
2007-2013
Worked on Analog layouts for buffers,Vref,Comparator functional blocks.
Hands on experience in Intel 10nm Finfet technology.
B.Tech with Electronics and ECO implementation,metal replanning,complete PV clean up.
Communications Engineering EM,IR,DFM,LUP,Antenna.
JNTU,Hyderabad,Andhra Pradesh Lead a team of five members ,resource planning,on time completion of tasks.
2000-2004 Review meetings with US team.
TOOLS : Cadence Virtuoso, Synopsys IC Validator, Cadence Voltus-Fi.

TECHNICAL SKILLS Senior Engineer


Invecas Technologies,Hyderabad,India
Analog layout November 2016 - April 2018
SRAM Memory layout
Worked on GF- 22FDSOI R2P,S1C SRAM memory compilers.
CMOS, FinFET and FD-SOI technologies Improved area efficiency by reducing x-dimension of LIO,Subcontrol.
Developed layouts for WL driver,LIO,Subcontrol blocks including floorplan.
Floor Planning Implemented ECOs without area overhead by guiding four junior engineers.
Top level integration including macros and instances.
Top level Integration
Instance DRC,LVS,DFM,ERC,Antenna,LUP,EM,IR,Sanity checks.
DRC,LVS,DFM,ERC,ANTENNA,LUP TOOLS : Cadence Virtuoso,MentorGraphics Calibre,Apache Totem.

EM,IR
AMS Layout Engineer
ECO implementation
Synopsys India Pvt Ltd,Hyderabad,India
Extraction and SPEF delivery June 2013 – October 2016

Synopsys,Cadence,MentorGraphics EDA Worked on TSMC 7nm,10nm,16nm FinFET technologies.


Tools HDSP(7FF),HDDP(10FF),HS2P(16FF) SRAM memory compilers.
... continued
RESUME

IC Layout Engineer
Pradeep Lingaraju Complex,2nd floor, Gandhibazar,
Bangalore,India.
Karra kpradeep.vlsi@gmail.com
Mobile :+918520822880.

MANAGEMENT SKILLS WORK EXPERIENCE

Done layouts for XDEC,LCEN,IO,Buffers,Cmux including floorplan.


Project management
Hand tiling of all abut views.
Effective Communication Instance level DRC,LVS,DFM,ERC,Antenna,LUP,EM,IR,Sanity checks.
Organizing skills ECOs implementation.
Team work SPEFs delivery with different Vth.
Worked on UMC 28nm to TSMC 28nm porting compiler.
Self-motivation
TOOLS : Synopsys Custom Compiler,IC Validator,XARA,CustomSim.
Ability to work under pressure

Curious to learn
IC Layout Engineer
Solitaire Softech Pvt Ltd,Pune,India
August 2010 – May 2013

Underwent a training in Analog Layout design.


Worked on TSMC 130nm,28nm technologies.
Developed layouts for BGR(130nm),ADC(28nm),Op-Amp(130nm) including
Floorplan and Power planning,ECOs implementation.
Top level DRC,LVS,DFM,ERC,Antenna,Latchup,EM,IR.
Standard cells layout development.
ACHIEVEMENTS TOOLS : Cadence Virtuoso,Assura, Apache Totem.

Project Reward
Assistant Professor
2015
Newtons Engineering College,Guntur,India 2006 - 2007
A cash bonus was awarded for good
SRR Engineering College,Khammam,India 2005 - 2006
contribution and successful completion of
10nm memory compiler.
Started working as Assistant professor in ECE dept in Engineering College.
Handled multiple engineering subjects and relevant practical laboratories.
Conducted internal examinations and awarded marks.

LANGUAGE SKILLS REFERENCES

English
Proficient (IELTS 6.5)

Hindi
Intermediate

Deepika S Veerabadhra Chari R


Manager, UST Global Manager, Invecas
+60126690566 +917680075391
deepika.suri@ust-global.com veerabadrachari.rasoju@invecas.com

You might also like