Continuous Assessment Cover Sheet

Faculty of Engineering

Module Details
Module Code EC3012 Module Title Electronic Design
Program: B.Sc. Engineering (Hons) UGC Name: Jayasinghe H. B. C.
Stream: (Electrical & Electronics)

Assessment details
Title Group assignment No
BF245C Amplifier Design If yes, Group No.
Lecturer/ Instructor Dr. Nimsiri Abhayasinghe Date of Performance 08/03/2019
Due date 08/03/2019 Date submitted 08/03/2019

Student statement and signature

By this declaration, I/we confirm my/our understanding and acceptance that the work reported in this report
is my/our own work. I/we also understand the consequences of engaging in plagiarism or copying others
work without proper citation. Any material used in this work (whether from published sources, the internet
or elsewhere) have been fully acknowledged and referenced and are without fabrication or falsification of
data.
[Copying or plagiarism will result in a “0” mark for the continuous assessment and “F” for the module after
an investigation on academic misconduct;
All academic misconduct is considered seriously and defined as dishonest and in direct opposition to the
values of a learning community.
Misconduct may result in penalties from failure to exclusion from the campus.
Further help and guidance on how to avoid academic misconduct can be obtained from your academic
advisor/tutor]

By this declaration, I confirm my understanding and acceptance that-

• I have adhered to relevant ethical guidelines and procedures in the completion
of the assignment.
• I have not allowed another student to have access to or copy from this work. 
This work has not been submitted previously.
[The Institute may request an electronic copy of this work for submission to the Plagiarism detection facility
(TURNITIN). You must make sure that an electronic copy of your work is available in these circumstances]
Group Number: Signature
Student EN17409056 Full Jayasinghe H. B. C.
ID Name
Student Full
ID Name

Specific comments about the work (including overall comments and guidelines for improvement)

Tutor: Signature: Date:

1
3. Calculations

𝐼𝐼𝐷𝐷𝐷𝐷𝐷𝐷 = 25 𝑚𝑚𝑚𝑚 (Maximum value was used)

Assumed;
𝐼𝐼𝐷𝐷𝐷𝐷𝐷𝐷
𝐼𝐼D = = 12.5 𝑚𝑚𝑚𝑚
2

−0.25 + (−8)
𝑉𝑉𝑝𝑝 = 𝑉𝑉𝐺𝐺𝐺𝐺(𝑂𝑂𝑂𝑂𝑂𝑂) = 𝑉𝑉 = − 4.125𝑉𝑉
2

2 × 𝐼𝐼𝐷𝐷𝐷𝐷𝐷𝐷 2 × 25 𝑚𝑚𝑚𝑚
𝑔𝑔𝑚𝑚0 = = = 12.121 𝑚𝑚𝑚𝑚/𝑉𝑉
|𝑉𝑉𝐺𝐺𝐺𝐺(𝑂𝑂𝑂𝑂𝑂𝑂) | |−4.125|

At vGS = 0;

𝑣𝑣𝐺𝐺S 0
𝑔𝑔𝑚𝑚 = 𝑔𝑔𝑚𝑚0 �1 − 𝑣𝑣 � = 12.121 �1 − (−4.125)� = 12.121 𝑚𝑚𝑚𝑚/𝑉𝑉
𝐺𝐺SOFF

2
 𝑣𝑣𝐺𝐺𝐺𝐺 2
𝐼𝐼𝐷𝐷 = 𝐼𝐼𝐷𝐷𝐷𝐷𝐷𝐷 �1 − �
𝑣𝑣P

𝐼𝐼𝐷𝐷 𝑣𝑣𝐺𝐺𝐺𝐺
� =1−
𝐼𝐼𝐷𝐷𝐷𝐷𝐷𝐷 𝑣𝑣𝑃𝑃

𝐼𝐼𝐷𝐷
𝑣𝑣𝐺𝐺𝐺𝐺 = 𝑣𝑣𝑃𝑃 �1 − � �
𝐼𝐼𝐷𝐷𝐷𝐷𝐷𝐷

12.5
𝑣𝑣𝐺𝐺𝐺𝐺 = − 4.125 �1 − � 25 �= −1.208 𝑉𝑉

𝑉𝑉𝐷𝐷𝐷𝐷
Let 𝑉𝑉𝐷𝐷𝐷𝐷 = = 5𝑉𝑉
3
𝑉𝑉𝐷𝐷𝐷𝐷 - 𝑉𝑉𝐷𝐷𝐷𝐷 15 - 5
VRS = = 𝑉𝑉 = 2.5 𝑉𝑉
4 4

𝑉𝑉𝑅𝑅𝑆𝑆 = 𝐼𝐼D 𝑅𝑅S = 2.5 V

2.5 𝑉𝑉
𝑅𝑅𝑆𝑆 = = 200 𝛺𝛺
12.5 𝑚𝑚𝑚𝑚

𝑅𝑅D = 3 𝑅𝑅𝑆𝑆 = 3 × 200 𝛺𝛺 = 600 𝛺𝛺

𝑉𝑉G = 𝐼𝐼D 𝑅𝑅𝑆𝑆 + 𝑣𝑣𝐺𝐺𝐺𝐺 = 12.5 mA × 200 𝛺𝛺 - 1.208 = 1.292 𝑉𝑉

For I/P Voltage Divider:

𝑅𝑅2
𝑉𝑉G = × 𝑉𝑉DD = 1.292 𝑉𝑉
𝑅𝑅1 + 𝑅𝑅2

𝑅𝑅2
× 15 = 1.292 𝑉𝑉
𝑅𝑅1 + 𝑅𝑅2

𝑅𝑅2 1.292
=
𝑅𝑅1 + 𝑅𝑅2 15

𝑅𝑅1 + 𝑅𝑅2 15
= = 11.609
𝑅𝑅2 1.292

𝑅𝑅1
+ 1 = 11.609
𝑅𝑅2
3
𝑅𝑅1
= 10.609
𝑅𝑅2

𝐴𝐴𝐴𝐴𝐴𝐴𝐴𝐴𝐴𝐴𝐴𝐴𝐴𝐴 𝑅𝑅1 = 1𝑀𝑀𝛺𝛺

1𝑀𝑀
= 10.609
𝑅𝑅2

1𝑀𝑀
𝑅𝑅2 = = 94.3 k𝛺𝛺
10.609
Choose 𝑅𝑅2 = 100 𝑘𝑘𝑘𝑘

4
 Small Signal AC Equivalent for the above Circuit

1 𝑀𝑀 × 100 k
𝑅𝑅G = 𝑅𝑅1 // 𝑅𝑅2 = = 90.909 k𝛺𝛺
1 𝑀𝑀 + 100 𝑘𝑘

VO 𝑉𝑉𝑂𝑂 𝑉𝑉gs
Av = = ×
𝑉𝑉S 𝑉𝑉gs 𝑉𝑉𝑆𝑆

𝑉𝑉𝑂𝑂 = -𝑔𝑔𝑚𝑚 𝑉𝑉𝑔𝑔𝑔𝑔 × 𝑅𝑅L1

𝑅𝑅𝐿𝐿1 = 𝑅𝑅L // 𝑅𝑅D // ro