Professional Documents
Culture Documents
Phase-Locked Loop: Budapest University of Technology and Economics Laboratory 2 - Experiment 9
Phase-Locked Loop: Budapest University of Technology and Economics Laboratory 2 - Experiment 9
PHASE-LOCKED LOOP
Circuit configuration:
• Phase detector (PD) is an analog multiplier
• All loop components are analog circuits
Mathematical model:
• Operation of analog phase-locked loop is modeled by an ordinary
differential equation
Conditions:
• For the sake of simplicity, only the noise-free case is studied here
• We assume that the only source of nonlinearity is the phase detector,
the other loop components are assumed to be linear
input
signal
A few important applications:
Phase Loop
dete
tor lter
+
+ a
quisition
• Demodulation of FM and PM
voltage or
FM input signals
VCO • FM modulator
re
overed
• Carrier recovery
arrier
signal
The PLL is a nonlinear feedback system that tracks the phase of input signal
The basic PLL configuration contains a
• Phase detector (PD)
• Time-invariant linear loop filter and
• Voltage-controlled oscillator (VCO); the oscillator to be synchronized
input shown
signal
Phase Loop
dete
tor lter
+ ( )
s t; ()
vd t ()
vf t
+ a
quisition
voltage or
PD ()
F s
FM input + ()
ve t
VCO
+
re
overed VCO
arrier ( ^ )
r t; ()
v
t
signal
Phase detector (PD) compares the phase of the input signal s(t, Φ) against the
phase of the VCO output r(t, Φ̂) and produces an error signal vd(t)
This error signal is then filtered, in order to remove noise and other unwanted
components of the input spectrum
The sum of filter output vf (t) and an additive external control voltage ve(t)
controls the instantaneous VCO frequency
Géza KOLUMBÁN — Dept. of Measurement and Information Systems 6
Budapest University of Technology and Economics Laboratory 2 - Experiment 9
input shown
signal
Phase Loop
dete
tor lter
+ ( )
s t; ()
vd t ()
vf t
+ a
quisition
voltage or
PD ()
F s
FM input + ()
ve t
VCO
+
re
overed VCO
arrier ( ^ )
r t; ()
v
t
signal
A nonzero output voltage must be provided by the PD, in order to tune the
VCO frequency to the input one if the input frequency differs from the VCO
center frequency
Consequently, the PLL tracks the phase of input signal with some phase error.
However, this phase error can be kept very small in a well-designed PLL
Pull-in Range
∆ωP = |ωi − ω0| is the maximum initial frequency difference between the input
and VCO center frequencies both in positive and negative directions, for which
the PLL eventually achieves the phase-locked condition. The pull-in range is
related to the dynamics of the PLL
Lock-in Range
∆ωL = |ωi − ω0| is the frequency range over which the PLL achieves the
phase-locked condition without cycle slips, i.e., −π < θe(t) < π during the
entire lock-in process
Hold-in Range
Suppose the phase-locked condition has been achieved in the PLL. Now vary the
input frequency ωi slowly and the VCO frequency will follow it. The hold-in range
∆ωH = |ωi − ω0| is determined by the lower and upper values of ωi, for which
the phase-locked condition is lost. The hold-in range represents the maximum
static tracking range and is determined by the saturation characteristics of the
nonlinear loop elements of the PLL
+ ()
ve t
+
VCO
( ^ )
r t; ()
v
t
where A(t) describes the amplitude modulation of input signal and θi(t) is the
input phase modulation, i.e., the PM of the input signal. Note that θi(t) also
incorporates the input frequency error ∆ωi = ωi − ω0
VCO output is the output signal of phase-locked loop. Since the VCO phase
Φ̂(t) tracks the phase Φ(t) of input signal we call it loop estimate of Φ(t). It is
expressed with respect to the VCO center frequency as
Φ̂ = ω0t + θo
In the above equations, θo(t) and Vo denote the phase and rms amplitude of
VCO output, respectively
dΦ̂ d dθo
− ω0 = [ω0t + θo(t)] − ω0 = ≡ Kv vc
dt dt dt
where Kv is the VCO gain in rad . Note if vc (t) = 0 then the VCO frequency is
Vs
equal to the center frequency ω0
Note a PD consists of
• An analog multiplier
• A low-pass filter ( ^ )
r t;
vd = F ILT {s(t, Φ)r(t, Φ̂)} = AVo sin(θi − θo) = AVo sin θe = KdA sin θe
vd = KdA sin θe
d
where F (p) = F (s)|s=p and p = dt is the Heaviside operator
LOOP EQUATIONS
Kv Kv F (p) Kv Kv KdF (p) Kv
θo = vc = vd + ve = A sin θe + ve
p p p p p
KF (p) Kv
= A sin θe + ve
p p
Loop equations
θe = θi − θo
KF (p) Kv Kv
θo = A sin θe + ve = [F (p)KdA sin θe + ve]
p p p
i + e vd vf Recall:
A sin( ) Kd F (p)
+ vd = KdA sin θe
o ve
vf = F (p)vd
+
vc = vf + ve
v
Kv
p
o
+
ve √
+
s(t, Φ) = 2A sin(ω0t + θi)
√
v
r(t, Φ̂) = 2Vo cos(ω0t + θo)
Kv
p
Note:
• Baseband model contains only low-pass signals because the carrier has been removed
• Input and output signals of baseband model are the input θi and output θo phase
modulations
• Real input and output signals do not appear in the baseband model they have to be
calculated from θi and θo
• Since the VCO can generate only angle modulated signals, only angle modulated signals
can be produced by the PLL
• Because of the nonlinear PD characteristic, this model is nonlinear, consequently, its
analysis must be performed in time domain. Transfer function concept may not be used
Steps of linearization
1. Determination of the quiescent point
2. Approximation of nonlinear characteristic by its tangent (Linear term in
the Taylor series approximation)
Under steady-state conditions, all signals are constant, but a constant input
frequency error may be present
θe (t) = θss
ve (t) = ve0
θi (t) = (ωi − ω0)t + θi0 = ∆ωi t + θi0
Since the Heaviside operator means derivation d/dt in the time domain we get
0 = ∆ωi − KF (0)A sin θss − Kv ve0
If θss = 0 and g(0) = 0 then the variables θ and y, and their perturbations ∆θ
and ∆y, respectively, become identical. Consequently, we obtain
dg(θ)
y= θ
dθ θss
Since θss = 0 and vd(0) = 0, ∆vd = vd and ∆θe = θe. If during the operation
the phase error always remains in the neighborhood of θss then we may linearize
the phase detector
vd = KdA sin θe ≈ KdAθe
Substituting sin θe ≈ θe in the nonlinear loop equation, the linear loop equations
are obtained as
θe = θi − θo
KF (p) Kv Kv
θo = Aθe + ve = [F (p)KdAθe + ve ]
p p p
KF (p) Kv Kv
θo = Aθe + ve = [F (p)KdAθe + ve ]
p p p
i + e vd vf
Recall:
Kd A F ( p)
+ vd = KdAθe
o ve
+ vf = F (p)vd
v
vc = vf + ve
Kv
p
Based on the linear baseband model, the transfer functions may be developed
To show explicitly the dependence of PLL parameters on the amplitude of input
signal, A is not lumped with Kd
TRANSFER FUNCTIONS
A linear system may have many inputs and outputs, transfer functions may be
developed between each pair of output and input
Step 2: Transformation of the signals and system into the complex frequency
domain s by means of Laplace transform
p=s
AKF (s)
Θo(s) = [Θi(s) − Θo(s)]
s
AKF (s) AKF (s)
1+ Θo (s) = Θi(s)
s s
AKF (s)
Θo (s) = Θi (s) = H(s)Θi(s)
s + AKF (s)
Vd (s)
i (s) + e (s) Vf (s) Kv
Kd A F (s) Θe(s) = [1 − H(s)] Θi(s) − Ve (s)
+ Ve (s) s
o(s)
+ Kv
V
(s) Θo(s) = H(s)Θi (s) + [1 − H(s)] Ve (s)
Kv s
s
AKF (s)
H(s) =
s + AKF (s)
R2 C
R1
If an ideal operational amplifier (op amp) is used then the transfer function of
loop filter is
1 + sτ2
F (s) = , where τ1 = R1 C and τ2 = (R1 + R2 )C
sτ1
Due to the infinite dc gain of ideal op amp, F (0) → ∞ and, consequently, the
steady-state phase error θss is equal to zero
2ξωns + ωn2
H(s) = 2
s + 2ξωns + ωn2
5
Θo(f ) = H(s)|s=j2πf Θi(f ) (a)
Magnitude in dB
0
(d)
= H(f )Θi(f ) (c)
−5
(b)
−10
factor (0.3 ≤ ξ ≤ 2)
Recall: The real input and output signals measured in a built PLL may be
calculated from θi and θo
√
s(t, Φ) = 2A sin(ω0t + θi)
√
r(t, Φ̂) = 2Vo cos(ω0t + θo)
s2
1 − H(s) = 2
s + 2ξωns + ωn2
Note again, both the natural frequency ωn and damping factor ξ depend on
A(t). This dependence may be prevented by an AGC circuit preceding the PD.
The duty of AGC is to remove A(t) caused by either AM or introduced by the
time-varying channel
(a)
h i
Θe(f ) = 1 − H(s)|s=j2πf Θi(f ) 0 (b)
(c)
Magnitude in dB
= [1 − H(f )]Θi(f ) −10
(d)
−20
STABILITY CONSIDERATIONS
PLL baseband model Vd (s)
i (s) + e (s) Vf (s)
Kd A F (s)
+ Ve (s)
o(s)
+
Kv V
(s)
s
STABILITY CONDITION
A necessary and sufficient condition for the stability of a linear feedback system
is that all the poles of the closed-loop transfer function lie in the left half s-plane
2ξωns + ωn2
H(s) = 2
s + 2ξωns + ωn2
s2 + 2ξωns + ωn2 = 0
The two poles of PLL implemented with an active loop filter always lie in the
left half-plane, consequently, this circuit is unconditionally stable
Even if the amplitude A(t) of input signal varies and changes the closed-loop
parameters ωn and ξ, the PLL implemented with an active loop filter remains
always stable
vc (t)
If the maximum modulation frequency is much less than the PLL natural
frequency
ωn
max{fm } << fn = =⇒ H(s) ≈ 1
2π
and
2πkf
Vc (s) ≈ M (s)
Kv
VCO