You are on page 1of 1

SCHOOL OF ELECTRONICS ENGINEERING

Discipline : B.Tech. ECE Semester: Fall-2020 Max. Marks : 10


Subject : ECE302– VLSI System Design Due Date: : 45min. DA: 1

Answer ALL Questions


Dead line: 27/9/2020; 5PM Max. Marks: 10

MOST IMPORTANT:

1) Plagiarism greater than 9% leads to award of ‘0’ marks for both and will be BLACK
MARKED.
2) Plagiarism greater than 60% leads to award of ‘0’ marks for DA-1 and QUIZ-1
3) No extension of deadline, the link gets locked after the deadline; upload earlier to
avoid the last minute server overload problem.

1) Designing a 4-bit Counter or Flip-Flop using D FF

WHAT IS EXPECTED?

1. Designing of the counter schematic:

2. Symbol generation:

3. LT Spice simulation waveform of the counter

You might also like