You are on page 1of 4

Department of Electrical & Computer Engineering

North South University

Course Code: CSE332 Lab


Course Name: CSE-332 Computer organization and architecture

Student Name & ID: Mehadi Hasan - 1731160042(Sec-5)


Experiment Name: Design of a 4 bit Universal Shift Register

Instructor: Md. Saidur Rahman

Date of Submission: 30 November, 2020


Experiment Name: Design of a 4 bit Universal Shift Register.
Objective:

 Learn to construct a 4-bit universal shift register and the register is capable of transferring data in
both left and right direction.
 When we use the register to transfer data both in the shift-right and shift-left, along with the
necessary input and output terminals for parallel transfer, then it is called a shift register with
parallel load or ‘universal shift register’.

Circuit Diagram:
Logic table:

S1 S0 Operation I4 I3 I2 I1 A4 A3 A2 A1

0 0 No Change 0 1 1 0 0 1 1 0

0 1 SHR 1 1 0 0 0 1 1 0

1 0 SHL 1 1 0 0 1 0 0 0

1 1 Parallel Load 1 1 0 0 1 1 0 0

Discussion: We learn to construct a 4-bit universal shift register. Hope we will get expected output and
result as shown on the data table. As it was online class we didn’t face any problem. We can perfectly
install the instrument to get perfect output. We have learned about many new instruments and
processes from the experiment.

You might also like